AY 2022-23 Course Information Programme B. Tech. (Electronics Engineering) Class, Semester Final Year B. Tech., Sem.VII Course Code 5EN401 Course Name Power Electronics and Drives Desired Requisites: Basic Electrical Engineering, Circuit Theory Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/week MSE ISE Total Tutorial - 30 20 50 100 Practical - Interaction - Course Objectives Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/week MSE ISE Total Tutorial - 3 20 50 100 Practical - Interaction - Course Objectives Explain the working of modern power semiconductor de			W		ge of Engineer						
Course Information Programme B. Tech. (Electronics Engineering) Class, Semester Final Year B. Tech., Sem.VII Course Code SEN401 Course Code SEN401 Course Name Power Electronics and Drives Desired Requisites: Basic Electrical Engineering, Circuit Theory Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/week MSE ISE FSE Total Tutorial - 30 20 50 100 Praetical - Credits: 3 - - Credits: 3 Interaction - Course Objectives - </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>											
Programme B. Tech. (Electronics Engineering.) Cluss, Semester Final Year B. Tech., Sem. VII Course Code 5EN401 Course Name Power Electronics and Drives Desired Requisites: Basic Electrical Engineering, Circuit Theory Teaching Scheme Exeture 3 Hrs/weck MSE ISE Practical - Interaction - Course Objectives Interaction - Course Objectives Explain the working of modern power semiconductor devices and their applications. Explain the working of power convert circuits like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. Course Objectives Illustrate to choose an appropriate power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. CO2 Explain the working of power semiconductor devices such as SCR, GTO, Power MOSEET and UGBT. CO3 Explain the working of power semiconductor devices such as SCR, GTO, Power MOSEET and GBT. C04 Kabuze the performance of controlled rectifiers, DC to DC converter, devindable be able to. <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>											
Class, Semester Final Year B. Tech., Sem. VII Course Code ENNOI Desired Requisites: Basic Electrical Engineering, Circuit Theory Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/weck MSE ISE ESE Total Tutorial - 30 20 50 100 Practical - - Course Objectives - 1 Explain the working of modern power semiconductor devices and their applications. Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in 1 analysis of their performance. - Course Outcomes (CO) with Blom's Taxonomy Level 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor devices such as SCR, GTO, Power while the performance of controlled rectifiers, DC to DC converters, Inverters, AC Analyze C01 KopEET and (BBT. Module Contents Hourse Action AC converter. Analyze the speed control techniques methods for AC and DC motors. Analyze to AC converter. An	Progra	amme									
Course Code 5EN401 Course Name Power Electronics and Drives Desired Requisites: Basic Electrical Engineering, Circuit Theory Lecture 3 Hrs/week MSE ISE ESE Total Tutorial - 30 20 50 100 Practical - Credits: 3 Total Interaction - Credits: 3 Total Explain the working of modern power semiconductor devices and their applications. Explain the working of power convert cricuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in to analysis of their performance. Subject to concose an appropriate power electronic circuit and a power semiconductor devide while designing an electrical power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. Understa At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level Understa At the devide the performance of controlled rectifier, DC to DC converter, DC to AC converter. Module Contents Hours Kaplain the working of power control techniques/ methods for AC and DC motors. Analyze It base controlled Rectifier):			ster								
Course Name Power Electronics and Drives Desired Requisites: Basic Electrical Engineering, Circuit Theory Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/week MSE ISE ESE Total Tutorial - 30 20 50 100 Practical - Total Total Total Interaction - Credits: 3 Total Interaction - Credits: 3 Total Interaction - Credits: 3 Total Explain the working of mover converter circuits like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. Explain the working of power convertor to stand Induction motors. 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor device while designing an electrical power control system. Understa Course Outcomes (CO) with Bloom'S Taxonomy Level At the end of the course, the students will be able to. Most Converter. Analyze Course Course of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter. Module Contents Hours Module											
Desired Requisites: Basic Electrical Engineering, Circuit Theory Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/week MSE ISE ESE Total Tutorial - 30 20 50 100 Practical - - - - - Interaction - Credits: 3 - - - Interaction - Course Objectives -				Power Electronic	s and Drives						
Teaching Scheme Examination Scheme (Marks) Lecture 3 Hrs/week MSE ISE ESE Total Tutorial - 30 20 50 100 Practical - 30 20 50 100 Practical - Credits: 3 - - Interaction - Credits: 3 - - Important Component Science Explain the working of modern power semiconductor devices and their applications. Explain the working of modern power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in 1 analysis of their performance. 3 Explain the working of power control system. - - 4 Hustrate to choose an appropriate power electronic circuit and a power semiconductor devices such as SCR, GTO, Power Understa Understa COI Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT. Understa COI Explain the working of power semiconductor devices such as SCR, GTO, Power Understa Module Analyze the performance of controlled rectifier, DC to DC converter, Evaluat to AC converter. Evaluate the performance of con						Theory					
Lecture 3 Hrs/week MSE ISE ESE Total Tutorial - 30 20 50 100 Practical -<		· · · 1			6 . 6,						
Lecture 3 Hrs/week MSE ISE ESE Total Tutorial - 30 20 50 100 Practical -<	Те	achin	g Scheme		Examination	Scheme (Marks)					
Practical - Interaction - Course Objectives 1 Explain the working of modern power semiconductor devices and their applications. 2 Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in t analysis of their performance. 3 Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor devi while designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, C01 Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT. C02 Analyze the performance of controlled rectifiers, DC to DC converters, AC Analyze to a Converter. C03 Evaluate the performance parameters of controlled rectifier, DC to DC converter. C04 Analyze the speed control techniques/ methods for AC and DC motors. Analyze to a Croce Acoc everter. C04 Analyze the speed control dectrifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRLAC, DLAC, Power Diode, Powe			-	MSE		Total					
Interaction - Credits: 3 Course Objectives 1 Explain the working of modern power semiconductor devices and their applications. 2 Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in 1 analysis of their performance. 3 Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. 4 Illustrate to chose an appropriate power electronic circuit and a power semiconductor deview while designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonony Level At the end of the course, the students will be able to. Course Outcomes (CO) with Bloom's Taxonony Level Analyze the performance parameters of controlled rectifier, DC to DC converter, MOSFET and IGBT. Course and AC to AC converter. Course and AC to AC converter. Course SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, GTO, TRLAC, DLAC, Power Diode, Power BDT, Power MOSFET, IGBT. Power Semiconductor Devices Strige phase half and full wave controlled rectifier with R and RL load, Single phase half contheored ecotrolled rectifier with R and RL load, Sin	Tutori	al	-	30	20	50	100				
Course Objectives Explain the working of modern power semiconductor devices and their applications. Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in t analysis of their performance. Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. Illustrate to choose an appropriate power electronic circuit and a power semiconductor deview while designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. Explain the working of power semiconductor devices such as SCR, GTO, Power Understa MOSFET and IGBT. Understa CO2 Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC Analyze to AC converter and AC to AC converter. Evaluat the performance parameters of controlled rectifier, DC to DC converter, Evaluat DC to AC converter and AC to AC converter. Fourse SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. Phase Controlled Rectifiers Ill Module Contents Hours Phase Controlled (semiconverter) and fully controlled bridge rectifier. 9 Outrolled and full wave controlled rectifier with R a	Practi	actical -									
Course Objectives Explain the working of modern power semiconductor devices and their applications. Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in t analysis of their performance. Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. Illustrate to choose an appropriate power electronic circuit and a power semiconductor deview while designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. Explain the working of power semiconductor devices such as SCR, GTO, Power Understa MOSFET and IGBT. Understa CO2 Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC Analyze to AC converter and AC to AC converter. Evaluat the performance parameters of controlled rectifier, DC to DC converter, Evaluat DC to AC converter and AC to AC converter. Fourse SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. Phase Controlled Rectifiers Ill Module Contents Hours Phase Controlled (semiconverter) and fully controlled bridge rectifier. 9 Outrolled and full wave controlled rectifier with R a			-		Cre	dits: 3					
I Explain the working of modern power semiconductor devices and their applications. Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in t analysis of their performance. 3 Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor deviwihile designing an electrical power control system. COI Explain the working of power semiconductor devices such as SCR, GTO, Power while designing an electrical power semiconductor devices such as SCR, GTO, Power MOSPET and IGBT. Understa CO1 Explain the working of power semiconductor devices such as SCR, GTO, Power DC converter. Understa CO2 to A converter. Converter. Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC analyze to C a C converter. Analyze CO3 Evaluate the performance parameters of controlled rectifier, DC to DC converter. Evaluate the performance parameters of controlled rectifier, DC to DC converter. Analyze CO4 Analyze the speed control techniques/ methods for AC and DC motors. Analyze Analyze III SCR (Silicon Controlled Rectifier): two transistor model, protection c				I							
I Explain the working of modern power semiconductor devices and their applications. Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in t analysis of their performance. 3 Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor deviwihile designing an electrical power control system. COI Explain the working of power semiconductor devices such as SCR, GTO, Power while designing an electrical power semiconductor devices such as SCR, GTO, Power MOSPET and IGBT. Understa CO1 Explain the working of power semiconductor devices such as SCR, GTO, Power DC converter. Understa CO2 to A converter. Converter. Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC analyze to C a C converter. Analyze CO3 Evaluate the performance parameters of controlled rectifier, DC to DC converter. Evaluate the performance parameters of controlled rectifier, DC to DC converter. Analyze CO4 Analyze the speed control techniques/ methods for AC and DC motors. Analyze Analyze III SCR (Silicon Controlled Rectifier): two transistor model, protection c				Сог	irse Objectives						
2Explain the working of power converter circuits like controlled rectifier, inverter, AC volta controller and chopper and provide the knowledge of performance parameters of converters in t analysis of their performance.3Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors.4Illustrate to choose an appropriate power electronic circuit and a power semiconductor devi while designing an electrical power control system.C01Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT.Understa MOSFET and IGBT.C02Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter.Analyze to AC converter.C03Evaluate the performance parameters of controlled rectifier, DC to DC converter. DC to AC converter and AC to AC converter.Evaluate Power Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.7IIIPhase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half and full wave controlled rectifier with R and RL load; Calculation of performance parameters of ine commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers single phase half and full bridge inverter output voltage; Three phase priage inverter.8AAc voltage controllers: Single phase half and full br	1	Expl	ain the working		0	ces and their applications.					
analysis of their performance. analysis of their performance. 3 Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors. 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor deviwihile designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Cool Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT. Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC Ac converter. Analyze the performance parameters of controlled rectifier, DC to DC converter. CO3 Evaluate the performance parameters of controlled rectifier, DC to DC converter. Evaluat DC to AC converter and AC to AC converter. Evaluat CO4 Module Module Contents Hours Module Module Contents Fours I SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. 7 III Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled							, AC voltage				
3Explain the use of different power control techniques like converters, choppers, inverters a cycloconverters to control the speed of DC motors and Induction motors.4Illustrate to choose an appropriate power electronic circuit and a power semiconductor deviwing designing an electrical power control system.Course Outcomes (CO) with Bloom's Taxonomy LevelAt the end of the course, the students will be able to,Course Outcomes (CO) with Bloom's Taxonomy LevelAt the end of the course, the students will be able to,Course Outcomes (CO) with Bloom's Taxonomy LevelAt the end of the course, the students will be able to,Course Course Outcomes (CO) with Bloom's Taxonomy LevelAt the end of the course, the students will be able to,Course Outcomes (CO) with Bloom's Taxonomy LevelAnalyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter.Course Out of Converter and AC to AC converter.Course Out occurrent electronic electronic devicesKoduleModule ContentsModulePower Semiconductor DevicesSCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.IIIPhase half and full wave controlled rectifier with R and RL load, Single phase half controlled rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, pere	2	contr	oller and chopp	er and provide the			•				
3 cycloconverters to control the speed of DC motors and Induction motors. 4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor deviwinile designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. CO1 Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT. Understa CO2 Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter. Analyze CO3 Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter. Evaluat CO4 Analyze the speed control techniques/ methods for AC and DC motors. Analyze Module Module Contents Hours Module Module Contents Hours Power Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. 7 III Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled semiconverter) and fully controlled bridge rectifier. 9 III Three phase half and full wave controlled rectifi						1	•				
4 Illustrate to choose an appropriate power electronic circuit and a power semiconductor devivivite designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Understa CO1 Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT. Understa CO2 Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter. Analyze the performance parameters of controlled rectifier, DC to DC converter, Evaluate the performance parameters of controlled rectifier, DC to DC converter, Evaluate CO4 Analyze the speed control techniques/ methods for AC and DC motors. Analyze Module Module Contents Hours Module Module Contents Hours I SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. 7 II Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. 9 III Three phase half and full wave controlled rectifiers. 9 9 insigle phase half and full wave controlled rectifiers.	3		ain the use of	different power co	ontrol techniques li	ke converters, choppers, i	inverters and				
4 while designing an electrical power control system. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Explain the working of power semiconductor devices such as SCR, GTO, Power Understa CO1 Explain the working of power semiconductor devices such as SCR, GTO, Power Understa CO2 Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter. Analyze CO3 Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter. Evaluat CO4 Analyze the speed control techniques/ methods for AC and DC motors. Analyze Module Module Contents Hours Module Module Contents Hours I ScR (Silicon Controlled Rectifier): two transistor model, protection circuits, GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. 7 III Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled semiconverter) and fully controlled bridge rectifier. 9 III Three phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers. 9							luctor device				
Course Outcomes (CO) with Bloom's Taxonomy LevelAt the end of the course, the students will be able to,CO1Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT.CO2Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter.CO3Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter.CO4Analyze the speed control techniques/ methods for AC and DC motors.ModuleModule ContentsModuleModule ContentsModuleModule ContentsFillPower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.IIPhase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier. Three phase half wave controlled rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter. 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.AC voltage controllers: single phase to single phase to single phase, three phase to th	4					and a power senneone	detor device				
At the end of the course, the students will be able to, Explain the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT. Understa CO2 Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC Analyze CO3 Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter. Evaluate CO4 Analyze the speed control techniques/ methods for AC and DC motors. Analyze Module Module Contents Hours Module Module Contents Hours F SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. 7 F Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled rectifier with resistive load, three phase half controlled rectifiers of converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers. 9 III Inverters and AC voltage Controlled rectifiers 9 III Inverters and AC voltage Controlled rectifiers with R and RL load; Calculation of performance parameters, Fourier analysis of inverter output voltage; Three phase balf and full bridge inverter. 9 IIII Inverters and AC voltage Cont						xonomy Level					
COIMOSFET and IGBT.CO2Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter.Analyze to AC converter.CO3Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter.EvaluatCO4Analyze the speed control techniques/ methods for AC and DC motors.AnalyzeModuleModule ContentsHoursModulePower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half and full wave controlled rectifier with R and RL load, Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter. 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8IIIIAC voltage controllers: single phase to single phase to single phase, three phase to three phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8	At the	end of				U					
MOSFET and IGBT.CO2Analyze the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter.Analyze to AC converter.C03Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter.EvaluatC04Analyze the speed control techniques/ methods for AC and DC motors.AnalyzeModuleModule ContentsHoursModulePower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier.9IIIntere phase half and full wave controlled rectifier with R and RL load, Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.8IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8IIIAC voltage controllers: single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8	CO1				onductor devices su	ch as SCR, GTO, Power	Understand				
CO2to AC converter.EvaluateCO3Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter.EvaluatCO4Analyze the speed control techniques/ methods for AC and DC motors.AnalyzeModuleModule ContentsHoursModulePower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.7Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half and full wave controlled rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter. 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter. AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase, three phase to three phase cycloconverter.8							A 1				
Co3Evaluate the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter.EvaluatCO4Analyze the speed control techniques/ methods for AC and DC motors.AnalyzeModuleModule ContentsHoursModuleModule Controlled ContentsHoursModuleModule ContentsHoursModuleModule ContentsHoursModuleModule ContentsHoursModuleModule ContentsHoursModuleModule ContentsHoursPower Semiconductor DevicesSCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.Phase Controlled RectifiersPhase Controlled RectifiersSingle phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier.Three phase half wave controlled rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.IIIInverters and AC voltage ControllersSingle phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverte	CO2			ance of controlled	rectifiers, DC to DC	converters, Inverters, AC	Analyze				
CO3DC to AC converter and AC to AC converter.AnalyzeCO4Analyze the speed control techniques/ methods for AC and DC motors.AnalyzeModuleModule ContentsHoursModulePower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.Poase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8IIIAC voltage controllers: single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8IIIAC voltage controllers: single phase to single phase to single phase to single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8				mance parameters	of controlled rectif	ier DC to DC converter	Evaluate				
CO4Analyze the speed control techniques/ methods for AC and DC motors.AnalyzeModuleModule ContentsHoursIPower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.7IIIPhase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8IIIIAC voltage controllers. Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8	CO3						L'uluite				
IPower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.7IIPhase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8IIIAC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8	CO4					DC motors.	Analyze				
IPower Semiconductor Devices SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.7IIPhase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter.8IIIAC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to three phase to three phase to single phase, three phase to single phase to single phase to single phase.8											
ISCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.7IIPhase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier.9IIThree phase half wave controlled rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter. AC voltage controllers: single phase to single phase to single phase to single phase, three phase to three phase cycloconverter.8	Modu	le		Mod	lule Contents		Hours				
I series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. 7 II Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. 9 II Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers. 9 III Inverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter. 8 III AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three 8											
Image: Series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT. Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. II Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers. III Inverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter. 8 III AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to three phase cycloconverter. 8	I										
Phase Controlled Rectifiers Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier.IIThree phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.88AC voltage controllers: single phase and three phase to single phase, three phase to three phase cycloconverter.8	-										
Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier.9IIThree phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8					a DJ1, FUWEI MOS	11, IUD1.					
IIphase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.9IIIInverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8IIIAC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8					ntrolled rectifier wit	th R and RL load. Single					
Controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.Inverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8IIIAC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8											
performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.Inverters and AC voltage Controllers Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8IIIAC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8	II		·				9				
of source impedance on the performance of controlled rectifiers.Inverters and AC voltage ControllersSingle phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8				•							
Inverters and AC voltage ControllersSingle phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8			-			-					
Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter.8AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8				<u>^</u>							
IIIperformance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter. AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8			Single phase half and full bridge inverter using transistor/MOSFET/IGBT,								
IIIbridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter. AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.8											
AC voltage controllers: single phase and three phase AC voltage controllers; cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.	Ш	bridge inverter- 120 ⁰ and 180 ⁰ conduction mode; PWM inverters; Series and									
cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.	111	Parallel resonant inverter.									
phase to three phase cycloconverter.											
				· ·	•						
IV Choppers: principles of operation, control strategies: TRC, current limit control; 4	IV				ontrol strategies: T	RC, current limit control	4				
types of chopper, step up chopper, multiphase chopper; SMPS.					6						

v	D.C. Motor Control Equivalent circuit, speed torque characteristics (separately excited and series motor), operating modes, single phase and three phase controlled rectifier fed drives; four quadrant drive-single phase and three phase dual converter; Chopperfed DC drive.								
VI	A.C. Motor Control Equivalent circuit, speed torque characteristics, speed control methods-stator voltage control, rotor voltage control, frequency control, stator voltage and frequency control (V/F); Vector Control.	6							
	Text Books								
1	M. D. Singh & K. B. Khanchandani, " <i>Power Electronics</i> ", Second Edition, Tata M Publishing Company Ltd., New Delhi, 2007.	AcGraw-Hill							
2	M.H. Rashid, "Power Electronics: Circuits, Devices & Applications", Third Edition Delhi, 2008.	n, PHI, New							
3	P. S. Bimbhra, "Power Electronics", Third Edition, Khanna Publishers, 2004.								
4									
	I								
	References								
1	P. C. Sen, "Power Electronics", First Edition, Tata McGraw Hill Publishing Company	/ Ltd, 2008.							
2	V. R. Moorthi, "Power Electronics-Devices, Circuits and Industrial Applicatio University Press, 2010.	ns", Oxford							
3	Ned Mohan, T. M. Undeland, W. P. Robbins, "Power electronics-Converters, Apple Design", Third Edition, John Wiley and Sons Inc., 2003.	ications and							
	Useful Links								
1	https://nptel.ac.in/courses/108/105/108105066/#								
2	https://nptel.ac.in/courses/108/108/108108077/								
3	https://nptel.ac.in/courses/108/102/108102145/								

	CO-PO Mapping														
		Programme Outcomes (PO) PSO													
	1 2 3 4 5 6 7 8 9 10 11 12 1 2													2	
CO1 2															
CO2	202 2 3 1 2 2													2	
CO3	2	3													
CO4	CO4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2													2	
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	of the	course	must 1	nap to	at leas	t one P	Ю.								

ge of Engineering, Sangli ded Autonomous Institute) Y 2022-23 se Information ronics Engineering) Tech., Sem VII erating System C programming, Microcontroller, nbedded system design Examination Scheme (Mage) ISE 20 50 Credits: 2 FRTOS and services provided by sprovided by RTOS and their usernals of RTOS related to TCB. design of applications using RTO whether a given system is suitatory of task, time, event, memory riven situational problems. uation by applying the knowledge	, Peripherals and arks) E Total 0 100 7 it. sage OS.(uCOS-II) el ble for RTOS management, Appl								
se Information ronics Engineering) Tech., Sem VII erating System C programming, Microcontroller, nbedded system design Examination Scheme (Ma ISE ESI 20 50 Credits: 2 rse Objectives f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTG) with Bloom's Taxonomy Level e to, whether a given system is suitabory of task, time, event, memory r ven situational problems. uation by applying the knowledg	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
ronics Engineering) Tech., Sem VII erating System C programming, Microcontroller, nbedded system design Examination Scheme (Ma Examinat	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
Tech., Sem VII reating System C programming, Microcontroller, nbedded system design	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
erating System C programming, Microcontroller, nbedded system design Examination Scheme (Ma ISE ESI 20 50 Credits: 2 rse Objectives f RTOS and services provided by s provided by RTOS and their us provided by RTOS and their us provided by RTOS and their us provided by RTOS related to TCB. design of applications using RT(0) with Bloom's Taxonomy Level e to, whether a given system is suitabory of task, time, event, memory r ven situational problems. uation by applying the knowledge	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
C programming, Microcontroller, nbedded system design Examination Scheme (Mage) ISE ESI 20 50 Credits: 2 rse Objectives f RTOS and services provided by sprovided by RTOS and their usernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Level et o, e whether a given system is suitatory of task, time, event, memory riven situational problems. uation by applying the knowledge	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
C programming, Microcontroller, nbedded system design Examination Scheme (Mage) ISE ESI 20 50 Credits: 2 rse Objectives f RTOS and services provided by sprovided by RTOS and their usernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Level et o, e whether a given system is suitabory of task, time, event, memory riven situational problems. uation by applying the knowledge	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
Examination Scheme (Mathematical Schematical Schematical Scheme (Mathematical Scheme (Mathem	arks) E Total 0 100 7 it. sage 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II) el 0S.(uCOS-II)								
ISE ESI 20 50 Credits: 2 rse Objectives f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Level e to, whether a given system is suitabory of task, time, event, memory riven situational problems. uation by applying the knowledge	E Total 100 100 7 it. sage OS.(uCOS-II) el ble for RTOS management, Appl								
20 50 Credits: 2 rse Objectives f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Leve e to, e whether a given system is suitabory of task, time, event, memory reven situational problems. uation by applying the knowledge	0 100 7 it. sage OS.(uCOS-II) el ble for RTOS management, Appl								
Credits: 2 rse Objectives f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Leve e to, e whether a given system is suitable by of task, time, event, memory reven situational problems. uation by applying the knowledge	v it. sage OS.(uCOS-II) el ble for RTOS management, Appl								
rse Objectives f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Leve e to, whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	sage OS.(uCOS-II) el ble for RTOS management, Appl								
rse Objectives f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Leve e to, whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	sage OS.(uCOS-II) el ble for RTOS management, Appl								
f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Levo e to, whether a given system is suitabory of task, time, event, memory r ven situational problems. uation by applying the knowledg	sage OS.(uCOS-II) el ble for RTOS management, Appl								
f RTOS and services provided by s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Levo e to, whether a given system is suitabory of task, time, event, memory r ven situational problems. uation by applying the knowledg	sage OS.(uCOS-II) el ble for RTOS management, Appl								
s provided by RTOS and their us ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Leve e to, whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	sage OS.(uCOS-II) el ble for RTOS management, Appl								
ernals of RTOS related to TCB. design of applications using RTO) with Bloom's Taxonomy Leve e to, whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	OS.(uCOS-II) el ble for RTOS management, Appl								
design of applications using RTC) with Bloom's Taxonomy Leve e to, whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	el ble for RTOS nanagement, Appl								
) with Bloom's Taxonomy Leve e to, e whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	el ble for RTOS nanagement, Appl								
e to, whether a given system is suitab ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	ble for RTOS management, Appl								
whether a given system is suitabory of task, time, event, memory r ven situational problems. uation by applying the knowledg	management, Appl								
ory of task, time, event, memory r ven situational problems. uation by applying the knowledg	management, Appl								
uation by applying the knowledg									
and suggest the solution or a bett	ter approach, Evalu								
using appropriate RTOS service	es for writing								
	TT								
ule Contents	Hou								
Pre-emptive and Non-Pre-empt	ive Kernels, 6								
Time and Event management in RTOSClock tick, delaying a task, resuming the delayed task, getting system time, casestudy of application based on time management									
agement	als of RTOS 4								
naphore, Mailbox, Queues in RT rtask communication.	OS. Internals 4								
	anagement in 6								
D									
	g the delayed task, getting syste								

1	<i>"MicroC OS II: The Real Time Kernel"</i> Jean J. Labrosse, CMP books publication ISBN: 978-1578201037
2	"Real-Time Concepts for Embedded Systems," Qing Li, Caroline Yao Elsevier ISBN: 978-1578201242
3	<i>"Simple Real-time Operating System: A Kernel,"</i> Chowdary Venkateswara Amazon, ISBN: 978-1425117825
4	https://freertos.org/Documentation/161204_Mastering_the_FreeRTOS_Real_Time_Kernel-
	A_Hands-On_Tutorial_Guide.pdf
	References
1	www.micrium.com for uCOS-II related documents, tutorials, downloads.
2	www.nxp.com for processor specific documents.
3	www.wikipedia.org for general OS related basic literature.
4	www.NPTEL.org for OS and RTOS related video courses.
	Useful Links
1	http://downloads.ti.com/dsps/dsps_public_sw/sdo_sb/targetcontent/tirtos/index.html
2	https://www.youtube.com/watch?v=F321087yYy4
3	https://bit.ly/3nSz3B0 (Texas Instruments RTOS user guide)

	CO-PO Mapping														
		Programme Outcomes (PO) PSO													
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
CO1	3 2														
CO2	CO2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2														
CO3		3											3		
CO4	CO4 3 3 3 3													3	
The streng	The strength of mapping is to be written as 1: Low, 2: Medium, 3: High														
Each CO	of the c	course 1	must m	ap to at	t least c	one PO.									

	W		ge of Engineer		
		1	AY 2022-23	,	
		Cour	rse Information		
Program	nme	B. Tech. (Electron	nics Engineering)		
0	emester	Final Year B. Tec			
Course		5EN403			
Course	Name	Humanities -4 Le	gal, IPR, Safety		
Desired	Requisites:				
Tea	ching Scheme		Examination S	Scheme (Marks)	
Lecture	e 1 Hrs/Week	MSE	ISE	ESE	Total
Tutoria	1 -	15	10	25	50
Practica	al -				
Interact	tion		Cre	dits: 1	
	I	1			
		Cou	ırse Objectives		
1		dents about Legal, I			
2				and abroad and regist	tration aspects.
3	To be aware about c	current trends in IPR	and Govt. steps in fo	ostering IPR.	
4	Car)) with Dlasm's Ta		
At the e	nd of the course, the)) with Bloom's Ta le to	ixonomy Level	
CO1			al, IPR, Safety laws		Understand
CO2			vative research work	•	Apply
CO3	Illustrate the impor	tance of Indian indu	ustry Legal, IPR, Sa	fety laws	Analyze
CO4					
Module	2	Modu	ile Contents		Hours
Ι	Overview of Bu	reau of Indian Stan	dards Act of 1986		2
II	The Right to Internation and provide the second sec		005, In order to pron	note public	2
III			rights, Trademarks,		3
IV		IP, Current Contour		,	3
V		•	•		2
		ct, 1948, The Mine			
VI	The Dock Work	kers (Safety, Health	& Welfare) Act, 1	986.	1
	Nithvananda K V		Text Books	rotection and Manage	ament India INI-
1	-	(2019). Interfectual India Private Limite		ionenon and manage	
2				Acts & Laws (Safety	Management)
3					
4					
4					
4 5					
5			References		
5	Ahuja, V K. (2017).			ights. India, IN: Lex	is Nexis
5 1 2	Ahuja, V K. (2017).			ights. India, IN: Lex	is Nexis
5 1 2 3	Ahuja, V K. (2017).			ights. India, IN: Lex	is Nexis
5 1 2	Ahuja, V K. (2017).			ights. India, IN: Lex	is Nexis
5 1 2 3	Ahuja, V K. (2017).	Law relating to Inte	ellectual Property R	ights. India, IN: Lex	is Nexis
5 1 2 3 4	Ahuja, V K. (2017). Cell for IPR Promot	Law relating to Internet of In	ellectual Property R J seful Links		is Nexis
5 1 2 3 4	-	Law relating to Internet of In	ellectual Property R J seful Links nt (http://cipam.gov		is Nexis

3	World Intellectual Property Organization (https://www.wipo.int/about-ip/en/)
4	Office of the Controller General of Patents, Designs & Trademarks (http://www.ipindia.nic.in/)
5	https://labour.gov.in/industrial-safety-health

	CO-PO Mapping													
	Programme Outcomes (PO) PSO													
	1	1 2 3 4 5 6 7 8 9 10 11 12 1 2												
CO1														
CO2									2					2
CO3							1						2	
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High													
Each CO	of the o	course	must r	nap to	at leas	t one P	О.							

		Wa	alchand Colleg (Government Ai	e of Engineeri ded Autonomous Inst		
			A	Y 2022-23	,	
			Cours	se Information		
Progra	mme		B. Tech. (Electron	nics Engineering)		
Class,		ter	Final Year B. Tec			
Course			5EN451			
Course			Power Electronics	and Drives Lab		
Desire	d Rea	uisites:	Basic Electrical E	ngineering, Circuit	Theory	
				8 6,		
Те	achin	g Scheme		Examination S	Scheme (Marks)	
Lectur		-	LA1	LA2	Lab ESE	Total
Tutori		-	30	30	40	100
Practic		2 Hrs/Week				
Interac				Cree	lits: 1	
inci a					#IWJ+ 1	
			Com	rse Objectives		
1	Funk	oin the V Leher		<u> </u>	vices and their use as a s	witch
	-		<u>^</u>		safety measures) of po	
2		imental set ups.	craung and nanull	ng procedure (i.e.	sarcey measures) or po	
		k	solating power circ	uit ground and con	trol circuit ground (use	of Powerscop
3					and measurement of in	
					inverter and chopper.	1 1
4				are (PSIM, MATL	AB, PSPICE) in the ana	lysis and desig
-	of po		ircuits /systems.			
			rse Outcomes (CO)		xonomy Level	
			students will be able		X7 X 1 . • .•	TTTT
CO1	-	A		A	V-I characteristics.	Understand
CO2		I		· · · · · · · · · · · · · · · · · · ·	s, inverters, choppers) bled rectifiers, inverter	Apply s, Analyze
CO3	chop	· •	ance power electro	one cheuns (conuc	med rectifiers, inverter	s, Anaryze
CO4			re speed control tec	chniques/ methods f	for AC and DC motors.	Analyze
						1 1101 9 20
			List of Experi	iments / Lab Activ	ities	
			s laboratory is to in	part the practical k	cnowledge of power ele course develops a basic	
analysi	s, desi	gn, test, and cor	trol of power electr	onics converters by	v experimentation and s	imulation.
	_					
	-		num 8 experiment		۲	
•	-		or devices: SCR, Po	ower MOSFET, IGE	D1.	
		ng circuits: R, R				
0	•	half controlled b	e e			
	_		bridge rectifier.			
	-	transistorized in				
	-		Cycloconverter.		1 1) ' '	
			f a Type-A chopper		based) circuit.	
		DC drive.	d rectifier fed DC d	u1vC.		
· ·		nduction motor	drive.			
-		t DC drive (Dua				
-		l of brushless D				
				ase Inverter Circuit	using MATLAB/ PSIN	1.
			Т	ext Books		
1		Rashid, " <i>Powe</i> , 2008.			pplications", Third Edi	tion, PHI, New

2	M. D. Singh & K. B. Khanchandani, " <i>Power Electronics</i> ", Second Edition, Tata McGraw-Hill Publishing Company Ltd., New Delhi, 2007.
3	V. R. Moorthi, "Power Electronics: Devices, Circuits and Industrial Applications", Oxford University Press, 2010.
4	
	References
1	D. R. Grafham, J. C. Hey, "SCR Manual", Fifth Edition, General Electric, New York, 1972.
2	https://www.powersimtech.com/wp-content/uploads/2021/01/PSIM-User-Manual.pdf
3	
4	
	Useful Links
1	https://powersimtech.com/products/psim/capabilities-applications/
2	https://in.mathworks.com/solutions/power-electronics-control/power-electronics-simulation.html
3	https://www.plexim.com/products/plecs
4	

	CO-PO Mapping														
		Programme Outcomes (PO) PSO													
	1 2 3 4 5 6 7 8 9 10 11 12 1 2												2		
CO1	CO1 1 3														
CO2	D2 3 3 2 2												2		
CO3		1		3	3									2	
CO4	CO4 1 3 2 6														
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	of the	course	must r	nap to	at leas	t one P	Ю.								

		Asses	sment								
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.											
Assessment	Based on	Conducted by	Typical Schedule	Marks							
LA1 Lab activities, Lab Course During Week 1 to Week 6 30											
LA1 attendance, journal Faculty Marks Submission at the end of Week 6 30											
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	30							
LAZ	attendance, journal	Faculty	Marks Submission at the end of Week 12	50							
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40							
	attendance, journal	Faculty	Marks Submission at the end of Week 18	40							
considering a	Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab										
			nini-project, presentations, drawings, program								
	· •		uirement of the lab course. The experimental	l lab							
shall have typ	pically 8-10 experiment	ts.									

		Walc	chand College (Government Aide	of Engineerin d Autonomous Insti		
				2022-23		
				Information		
Progra	amme		B.Tech. (Electron			
	Semester		Final Year B. Tec	<u> </u>		
· · ·	e Code		5EN452			
	e Name		Real Time Opera	ting System Lab		
	d Requisi	tes•	<u>^</u>	<u> </u>	mming, Microcontro	oller Perinherals
Desire	u nequisi		-	Embedded System	•	oner i emplicituis
			and meeting, 1			
,	Teaching	Scheme		Examination	Scheme (Marks)	
Lectu		-	LA1	LA2	Lab ESE	Total
Tutori			30	30	40	100
Practi		2hrs/ week		50	10	100
Intera				Cre	edits: 1	
	CHUII	<u> </u>			with i	
			Course	e Objectives		
1	To facili	ate students to		0	nd services provided	l by it
2			elate the RTOS the			1 UY II.
$\frac{2}{3}$	^				r writing application	ns using RTOS
4	<u> </u>	^	· · · ·		velop and test RTO	<u> </u>
	· · · ·	^	Outcomes (CO) v			1
At the	end of the	course, the stud	lents will be able to),	<u> </u>	
CO1			owledge and demo S based project. (Pr		of RTOS and the ac e, Modern Tools)	equired Apply
CO2	usage of	•	event management,	•	rograms and demor nication using a sim	
CO3	Analyze	<u> </u>	ased problem by a	oplying the theore	tical knowledge acc	quired. Analyze
		v		d application. Cre	eate document of the	e same Create
CO4				s. (Programming	skill, Independer	nt and
	teamwor	k, Modern Tool	s)			
			List of Experim	ents / Lab Activi	ties	
Demon Writin Findin Semap Assign based s Semap Using Using Avoidi Buildin relevan ESE. T	g of RTOS g the type hore for m ing Mini-p systems. hore for ev mailbox fa queue faci ing deadloo ng a small nt program The applica	f RTOS based a based applicat of kernel for a g banaging shared project problem went synchroniz acility in RTOS lity in RTOS ck in RTOS embedded appl , Simulation, do ttion will be typ	ation ication using an RT ocumentation, Dem ically based on cor	ren signals on digi mptive or Non-pro synchronization f Clock tick and it COS (Mini-Project constration, Period nsumer/industrial p	tal I/O e-emptive) ts effect of event tim t) (Solving given pro l is around 3 weeks	oblem by writing
				xtbooks	CMD has to 11	ation
1	ISBN	: 978-1578201		Jean J. Labrosse,	CMP books public	ation
2		Lab Manual	/ / / / · · · ·	<u> </u>	. 1 1 1	
3	mups:	//www.bennigo	.com/5-dest-practic	les-tot-designing-	rtos-based-applicati	10115/

4	https://tinyurl.com/nhcw542x (University of Waterloo RTOS book)
	References
1	www.micrium.com for uCOS-II related documents, tutorials, downloads.
2	www.nxp.com for processor specific documents.
3	https://www.freertos.org/Documentation/RTOS_book.html
4	Everything You Need to Know about RTOS (pdf book) by Silabs
	Useful Links
1	www.highintegritysystems.com/rtos for RTOS tutorials
2	https://www.youtube.com/watch?v=ECEvUEkSSLg for videos by Renesas Inc.
3	University of Waterloo lecture material on RTOS
4	Micrium µC/OS-II Documentation (Documentation of RTOS company)

	CO-PO Mapping													
		Programme Outcomes (PO)												
	1	1 2 3 4 5 6 7 8 9 10 11 12											1	2
CO1	3													
CO2		3 3												3
CO3		3											3	
CO4			3		3									3
The stre	The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High													
Each CO	O of the	e course	e must i	nap to	at least	one PC), and p	referab	ly to or	nly one	PO.			

	Assessment											
	*	b assessment, LA1, of passing. LA1, LA	LA2 and Lab ESE. A2 together is treated as In-Semester Evalua	tion.								
Assessment	Based on	Conducted by	Typical Schedule (for 26-week Sem)	Marks								
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 6 Marks Submission at the end of Week 6	30								
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 7 to Week 12 Marks Submission at the end of Week 12	30								
Lab ESE	Lab activities, attendance, journal	Lab Course Faculty	During Week 15 to Week 18 Marks Submission at the end of Week 18	40								

Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

AY 2022-23 Course Information Programme B. Tech. (Electronics Engineering) Class, Semester Final Year B. Tech., Sem.VII Course Code 5EN445 Course Name Mini Project-5 Desired Requisites: Digital Signal Processing, Embedded System Design, VLSI Design, FPGA based System Design, Digital Image Processing, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture - LA1 LA2 Lab ESE Total Tutorial - Course Objectives To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education To create an industrial environment and culture within the institution. To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. Course Outcomes (CO) with Bloom's Taxonomy Level Course Outcomes (CO) with Bloom's Taxonomy Level			W		ege of Engineerin		
Programme B. Tech. (Electronics Engineering.) Class, Semester Final Year B. Tech., Sem.VII Course Code 5FN445 Course Code 5FN445 Course Code 5FN445 Desired Requisites: Digital Signal Processing, Embedded System Design, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture - LA1 LA2 Lab ESE Total Tutorial - 30 30 40 100 Practical 2 Hrs/Weck - Ceredits: I - To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education - Course Objectives To create an industrial environment and culture within the institution. To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. Understand 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloon'S Taxonomy Level At the end of the course, the students will be able to, COI Course Outcomes (CO) with Bloon'S Taxonomy Level Analyze				(Government			
Class, Semester Final Year B. Tech., Sen.VII Course Code SEN445 Course Name Mini Project-5 Desired Requisites: Digital Signal Processing, Embedded System Design, VLSI Design, FPGA based System Design, Digital Image Processing, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture - LA1 LA2 Lab ESE Total Tutorial - 30 30 40 100 Practical 2 Hrs/Week - Credits: 1 - To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, education - Credits: 1 To create an industrial environment and culture within the institution. - - - 3 To incuclaci innovative thinking and practice based learning and thereby preparing students for their final year project. Understand 4 To apply the knowledge gained to solve real life societal problems. - Caurse Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will he able to. CO Coloose, initiate and manage a minor project. Understand CO1 Choose, initiate and nand project sour				Co	urse Information		
Course Code 5EN445 Course Name Mini Project-5 Desired Requisites: Digital Signal Processing, Embedded System Design, VLSI Design, FPGA based System Design, Digital Image Processing, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture I.A1 LA2 Lab ESE Total Interaction - 30 30 40 100 Practical 2 Hrs/Week - Course Objectives To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education Course Objectives To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. Understand At the end of the course, the students will be able to. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. Course Course on students problem and present it in a clear and distinct manner through different oral, written and design techniques. Corate Coreate Course oblemand present is in a clear and sisting malor project. Corate Code Execute the project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design	Progra	amme		B. Tech. (Electr	onics Engineering)		
Course Name Mini Project-5 Desired Requisites: Digital Signal Processing, Embedded System Design, VLSI Design, FPGA based System Design, Digital Image Processing, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture I.A1 LA2 Lab ESE Total Tutorial - I.A1 LA2 Lab ESE Total Tutorial - Credits: 1 Credits: 1 Credits: 1 Course Objectives To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record kceping, documentation etc. thereby enhancing the skill and competency part of technical education To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Course Course COU with Bloom's Taxonomy Level At the end of the course, the students with be able to, Cotal Choose, initiate and manage a minor project. Understand CO1 Choose, initiate and manage a minor project. Create Analyze CO3 Construct the circuit using hardware and/or software. Create Create CO4 Execute the project and comment upon the results of it.	Class,	Semes	ster	Final Year B. T	ech., Sem.VII		
Desired Requisites: Digital Signal Processing, Embedded System Design, VLSI Design, FPGA based System Design, Digital Image Processing, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture - IA1 LA2 Lab ESE Total Tutorial - 30 30 40 100 Practical 2 Hrs/Week - - - - Interaction - Credits: I - <th< th=""><th>Course</th><th>e Code</th><th>9</th><th>5EN445</th><th></th><th></th><th></th></th<>	Course	e Code	9	5EN445			
based System Design, Digital Image Processing, Power Electronics Teaching Scheme Examination Scheme (Marks) Lecture IA1 LA2 Lab ESE Total Tutorial 30 30 40 100 Practical 2 Hrs/Week Interaction Credits: 1 Course Objectives To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record kceping, documentation etc, thereby enhancing the skill and competency part of technical education To another the institution. To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. Understand 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. COI Choose, initiate and manage a minor project. Understand CO3 Construct the circuit using hardware and/or software. Create Create CO4 Execute the project and comment upon the results of it. Analyze Min Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the	Course	e Nam	e	Mini Project-5			
Lecture - LA1 LA2 Lab ESE Total Tutorial - 30 30 40 100 Practical 2 Hrs/Week - - - - Interaction - Credits: 1 - </th <th>Desire</th> <th>d Req</th> <th>uisites:</th> <th>0 0</th> <th>÷</th> <th>•</th> <th>•</th>	Desire	d Req	uisites:	0 0	÷	•	•
Lecture - LA1 LA2 Lab ESE Total Tutorial - 30 30 40 100 Practical 2 Hrs/Week - - - - Interaction - Credits: 1 - </th <th></th> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
Tutorial - 30 30 40 100 Practical 2 Hrs/Week Interaction - Interaction 100 Interaction - Credits: 1 - Interaction 100 To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education To create an industrial environment and culture within the institution. To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. I To apply the knowledge gained to solve real life societal problems. Understand CO1 Choose, initiate and manage a minor project. Understand At the end of the course, the students will be able to, CO2 Course Outcomes (CO) with Bloon's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) Understand CO2 Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Create CO3 Construct the circuit using hardware and/or software. Create and many zero students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipl			g Scheme				
Practical 2 Hrs/Week Interaction - Credits: 1 Course Objectives To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education To create an industrial environment and culture within the institution. To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Understand Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. Col Choose, initiate and manage a minor project. Understand Of the course, the students will be able to. Create Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will a clear and distinct manner through different oral, written and design techniques. Understand Coispan="2">Coispan="2">Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. Coispan= and present it in a clear and distinct manner through different oral, written and design techniques. Coispan="2">Coispan=			-				
Interaction - Credits: 1 Course Objectives 1 To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education 2 To create an industrial environment and culture within the institution. 3 To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Source the circuit using hardware and/or software. CO1 Choose, initiate and manage a minor project. Understand CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and com			40	100			
Course Objectives To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education To create an industrial environment and culture within the institution. To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. Curse Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the student solut on solutomes. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the student soluton soluton the institution.			2 Hrs/Week				
To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education 2 To create an industrial environment and culture within the institution. 3 To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloon's Taxonomy Level At the end of the course, the students will be able to. Understand C01 Choose, initiate and manage a minor project. Understand C03 Construct the circuit using hardware and/or software. Create C04 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project motebooks will be checked periodically throughout	Intera	ction	-		Cred	its: 1	
To provide students hands on experience on, troubleshooting, maintenance, fabrication, innovation, record keeping, documentation etc. thereby enhancing the skill and competency part of technical education 2 To create an industrial environment and culture within the institution. 3 To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloon's Taxonomy Level At the end of the course, the students will be able to. Understand C01 Choose, initiate and manage a minor project. Understand C03 Construct the circuit using hardware and/or software. Create C04 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project motebooks will be checked periodically throughout							
1 record keeping, documentation etc. thereby enhancing the skill and competency part of technical education 2 To create an industrial environment and culture within the institution. 3 To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to. Understand CO1 Phoose, initiate and manage a minor project. Understand Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Create CO3 Construct the circuit using hardware and/or software. Create Careet Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project boscription: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester. The final product as a result of Mini Proj		Tar	orvido stada at 1		0	maintanan f. h. i	n inna-sati-s
2 To create an industrial environment and culture within the institution. 3 To inculcate innovative thinking and practice based learning and thereby preparing students for their final year project. 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Understand CO1 Choose, initiate and manage a minor project. Understand Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Create CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The them of the Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project should submit a soft bound report at the end of the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. Item theread to Electronics", second edition, Maker Media, 2015	1	recor	d keeping, docu	•			
final year project. To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, CO1 Choose, initiate and manage a minor project. Understand At the end of the course, the students will be able to, View of the course, the students will be able to, CO2 Choose, initiate and manage a minor project. Understand Apply different oral, written and design techniques. Create CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester. The final p	2			al environment ar	nd culture within the in	stitution.	
Initial year project. 4 To apply the knowledge gained to solve real life societal problems. Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Understand Colose, initiate and manage a minor project. Understand CO1 Choose, initiate and manage a minor project. Understand CO2 Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Create CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester. The final product as a result of Mini Project should be demonstrated at the time of examinati	3			ve thinking and p	ractice based learning a	and thereby preparing stu	dents for their
Course Outcomes (CO) with Bloom's Taxonomy Level At the end of the course, the students will be able to, Understand CO1 Choose, initiate and manage a minor project. Understand Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Apply CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project should submit a soft bound report at the end of the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. Keferences 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2 <th></th> <th></th> <th></th> <th>due gained to solv</th> <th>ve real life societal pro</th> <th>hlems</th> <th></th>				due gained to solv	ve real life societal pro	hlems	
At the end of the course, the students will be able to, Understand CO1 Choose, initiate and manage a minor project. Understand Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Apply CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project should be demonstrated at the time of examination. Text Books 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2 3 4		10 ap	<u> </u>	<u> </u>	^		
CO2 Propose research problem and present it in a clear and distinct manner through different oral, written and design techniques. Apply CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. I Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 Image: Classe of the semester of the semester. 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 Image: Classe of the semester of the semester. 2 Image: Classe of the semester of the semester of the semester. Image: Classe of the semes	At the	end of		,	· · · · · · · · · · · · · · · · · · ·	v	
CO2 different oral, written and design techniques. Coverage CO3 Construct the circuit using hardware and/or software. Create CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. References 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2 3 4	CO1						Understand
CO4 Execute the project and comment upon the results of it. Analyze List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. Text Books 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 References 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 References 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2	CO2					istinct manner through	Apply
List of Experiments / Lab Activities Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester, as part of in-semester-evaluation. The student should submit a soft bound report at the end of the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. Text Books 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2 3 4							
Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project should be demonstrated at the time of examination. Text Books 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2 3 4 4	CO4	Exec	ute the project a	nd comment upo	n the results of it.		Analyze
Mini Project Description: The Mini Project is a team activity having 3-5 students in a team. This is electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project should be demonstrated at the time of examination. Text Books 1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2 3 4 4				L ist of Fyn	orimonts / I ab Activi	tios	
electronic product design work with a focus on electronic circuit design. The theme of the Mini Project should be related to Electronics Engineering discipline based on comprehensive literature survey/ need analysis. Mini Project should cater to a small system required in laboratory or real life. The Mini Project may be a complete hardware or a combination of hardware and software. The Mini Project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester, as part of in-semester-evaluation. The student should submit a soft bound report at the end of the semester. The final product as a result of Mini Project should be demonstrated at the time of examination. Image: team of the semester o	Mini I	Projec	t Description:	-			team This is
1 Charles Platt, "Make: Electronics", second edition, Maker Media, 2015 2	electro should analysi Project involve student a proje as part	nic pro be rel s. Min t may t may t shoul t shoul t shoul of in-s	oduct design wo lated to Electro ni Project shou be a complete h esign, construct d conceive, desi ebook/logbook. semester-evalua	ork with a focus nics Engineering ald cater to a sum nardware or a co- ion, and debuggin ign and develop to The project note tion. The student	on electronic circuit d discipline based on c nall system required mbination of hardware ng of an electronic syst he idea leading to a pr books will be checked should submit a soft b	esign. The theme of the comprehensive literature in laboratory or real l e and software. The Mir em approved by the dep oject/product. Each stud periodically throughout ound report at the end of	• Mini Project survey/ need ife. The Mini ni Project will artment. Each ent must keep the semester, The semester.
2 3 4	1	Charl	es Platt "Malza	· Electronics" as		edia 2015	
3 4 References 1 2		Citari	ico i latt, iviake	. Electronics , se		cuia, 2013	
References 1 2							
1 2	4						
1 2					DC		
2	1				Keterences		

4														
						Us	seful L	inks						
1	1 https://www.electronicshub.org/electronics-mini-projects-ideas/													
2	https://www.elprocus.com/													
3	3 https://www.electronicsforu.com/electronics-projects/hardware-diy/ece-projects													
4	https://n	evonpi	ojects.	com/e	nginee	ring-pr	ojects-	-2/elect	ronics	-and-co	ommur	nicatior	n-projects	/
	CO-PO Mapping													
				Р	rogra	mme C	Outcon	nes (PC))				PS	50
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3	3				2			3	2	2	2	2	2
CO2	,		3		2		2	2	2			2	2	2
CO3	,		3		2									3
CO4		2							3	3			2	2

		Asses	sment								
There are three components of lab assessment, LA1, LA2 and Lab ESE.											
Assessment	IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.AssessmentBased onConducted byTypical Schedule (for 26-week Sem)Mark										
LA1	Lab activities,	Lab Course	During Week 1 to Week 6	30							
	attendance, journal	Marks Submission at the end of Week 6	50								
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	20							
LAZ	attendance, journal	Faculty	Marks Submission at the end of Week 12	30							
	Lab activities,	Lab Course	During Week 15 to Week 18	40							
Lab ESE	attendance, journal	Faculty	Marks Submission at the end of Week 18	40							
Week 1 indica	ates starting week of a	semester. The typ	bical schedule of lab assessments is shown,								

considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.

Assessment Pla	Assessment Plan based on Bloom's Taxonomy Level											
Bloom's Taxonomy Level	LA1	LA2	Lab ESE	Total								
Remember												
Understand	15	5		20								
Apply	10	15	5	30								
Analyze	5	10	15	30								
Evaluate												
Create			20	20								
Total	30	30	40	100								

			Walc		of Engineerin				
				1	2022-23	,			
				Course	Information				
Progra	amn	ne	B.Tech.	(Electronics Eng	ineering)				
Class,				ear B. Tech Sem	•				
Cours			5EN41						
Cours					Microwave Engi	neering			
		equisites:		nication Enginee	0	litting			
Desire	un	equisites.	Comme		iiig				
	Tea	ching Schen	ne		Examination	Scheme (Marks)			
Lectu		0	rs/week	MSE	ISE	ESE	Total		
Tutori	-								
Practi			_	20			100		
Intera		n	_			edits: 2			
mua	cuo	11	_		CI				
				Course	e Objectives				
1	То	understand	the theorem		v	us devices and network			
$\frac{1}{2}$						ve devices and networks scuss the losses associa			
$\frac{2}{3}$					rious microwave		ieu		
<u> </u>						urement techniques			
-	10			-	with Bloom's Tax				
At the	end	of the course		ents will be able t					
					· · · · · · · · · · · · · · · · · · ·	nat are used for variou	s Understand		
CO1	1	plications		1	C				
CO2	Ca	tegories the	propagatic	on of signals throu	igh antenna		Analyze		
02									
	Ex	amine the ac	tive & pas	sive microwave o	levices & compon	ents used in microwave	Apply		
CO3	co	mmunication	systems						
	•	1		d anno al al anno 10 d			A 1-		
CO4	1	• •		e	various tubes or so	burces for the	Analyze		
CO4	tra	nsmission of	the micro	wave frequencies					
Modu	le			Modul	e Contents		Hours		
		Microwave	Fundam	entals and Electr	omagnetic field	Theory:			
Ι						vices, applications of	5		
1		microwaves, Interaction between electrons and fields, electron motion in electric							
					ctromagnetic plan	e waves			
		Microwave Waveguide and Components:							
						power transmission and			
_		de, microwave cavities,							
II						ee, couplers, circulators	, 5		
			-			vindows. Scattering			
						E-plane Tee junction, S	-		
		matrix for F	i-plane Te	e junctions, S-ma	trix for directiona	l coupler.			

	Microwave Tubes:	
	Limitations of conventional tubes, O and M type classification of microwave	
	tubes, reentrant cavity, velocity modulation.	
	O type tubes : Two cavity Klystron: Construction and principle of operation,	
	velocity modulation and bunching process Applegate diagram.	
	Reflex Klystron: Construction and principle of operation, velocity modulation	
III	and bunching process, Applegate diagram, Oscillating modes, o/p characteristics,	5
	efficiency, electronic & mechanical tuning.	-
	M-type tubes Magnetron: Construction and Principle of operation of 8 cavity	
	cylindrical travelling wave magnetron, hull cutoff condition, modes of resonance,	
	PI mode operation, o/p characteristics, Applications.	
	Slow wave devices Advantages of slow wave devices,	
	Helix TWT: Construction and principle of operation, Applications.	
	Microwave Solid State Devices:	
	Tunnel diode, PIN diode, Gunn diode, LSA diode, Read diode, IMPATT diode,	_
IV	TRAPATT diode, BARITT DIODE, Varactor Diode, solid state ruby laser,	5
	semiconductor laser.	
	Microwave Measurements:	
	Measurement devices: Slotted line, Tunable detector, VSWR meter, Power	
v	Meter, S-parameter measurement, frequency measurements, Power measurement,	5
	Attenuation measurement, Phase shift measurement, VSWR measurement,	5
	Impedance measurement, Q of cavity resonator measurement	
	Microwave Strip Lines and Antenna	
VI	Micro-strip line, Slot line, Parallel strip line, advantages, Horn antenna, Dish	5
	Antenna, Micro-strip antenna	
	Text Books	
1	"Microwave Devices and Circuits", Samuel Y. Liao, PHI.	
2	"Microwave Engineering", 3rd Edition, Manojit Mitra, Dhanpat Rai & Co	
3		
4		
	References	
1	"Microwave Engineering", D. M. Pozar, John Wiley	
2	"Electronics Communication Systems", George Kennedy, Tata McGraw Hill.	
3		
4		
	Useful Links	
1	www.NPTEL.org	
2	https://www.tutorialspoint.com/microwave_engineering/index.htm	

	CO-PO Mapping													
		Programme Outcomes (PO)												50
	1	1 2 3 4 5 6 7 8 9 10 11 12										12	1	2
CO1	3													
CO2		3												
CO3			3											2
CO4			3											
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High													
Each CO	of the	course	must r	nap to	at leas	t one P	Ю.							

CO-PO Mapping														
				P	rograi	nme C) utcon	nes (PC))				PS	50
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	2													
CO2			2											
CO3			2											
CO4				2									1	1
					1:Lov	v, 2:Me	edium,	3:High	1					

Assessment (for Theory Course)

The assessment is based on 2 in-semester examinations in the form of T1 (Test-1) and T2 (Test-2) of 20 marks each. Also there shall be 1 End-Sem examination (ESE) of 60 marks. T1 shall be typically on modules 1 and 2, T2 based typically on modules 3, 4 and ESE shall be on all modules with nearly 50% weightage on modules 1 to 4 and 50% weightage on modules 5, 6.

	Assessment Plan based on Bloom's Taxonomy Level (Marks) For Theory Course							
E	Bloom's Taxonomy Level	T1	T2	ESE	Total			
1	Remember							
2	Understand	5		10	15			
3	Apply	10	10	25	45			
4	Analyze							
5	Evaluate							
6	Create	5	10	25	40			
	Total	20	20	60	100			

				Walchand Colleg (Government Aide							
				(2022-23	nsillule)					
					Information						
Progra	amme		B. Tecl	n. (Electronics En							
	Semester	•		ear B. Tech Seme							
	e Code			5EN412							
	e Name		Profess	ional Elective 5-E	Embedded Linux						
Desire	ed Requis	ites:		ter Programming,		em Design					
	1		I			6					
r	Teaching	Schem	e		Examinatio	n Scheme (Marks)					
Lectur			s/week			Total					
Tutori	ial	-		30	20	50	100				
Practi	cal		-								
Intera	ction		-		С	redits: 2					
		1		I							
				Cours	e Objectives						
1	To make	e studen	ts familia		0	Linux/ Embedded Linux	operating				
1	system.										
2		o give exposure to system design using Embedded Linux as per the industry trend									
3		facilitate the students to learn the fundamentals of Linux as applied to embedded hardware. help the students design static and dynamic website for solving social problems using									
4	Embedd			ign static and dyna	amic website for	solving social problems	susing				
	Linocut			Outcomes (CO)	with Bloom's T	axonomy Level					
At the	end of the	e course		lents will be able							
CO1	Illustra	te Embe	dded Li	nux architecture a	nd its working		Understanding				
CO2				ystem with Linux			Applying				
CO3	Embedd	led Linu	x Boards	5		external peripherals of	Applying				
CO4	Design	and dev	elop solu	tion for social pro	oblems using the	Embedded Linux	Creating				
Modu	ıle			Module	Contents		Hours				
		oductio	n to Lin	ux:							
I		Introduction to Linux, Linux Distributions, Linux architecture,									
		Linux Kernel, Hardware layer, System and Shell utility, Desktop Linux									
				iguration, Basic c bedded Linux:	ommands of Lin	ux.					
					Embedded Linux	? Linux vs. Embedded					
II						of Embedded Linux	4				
	Syst	ems, Cl	assificati	on of embedded	Linux system,	Tool chain, Embedded					
				cess, Linux Kerne		Linux.					
				ded Linux Board		Raspberry Pi / Beagle					
III						mbedded Linux Boards	5				
			istry/Ma	5							
	used	in indu	stry.	-							
				bedded Linux bo							
IV				Setup & Remote a			5				
			various p		ig, interfacing Se	ensors, Camera etc.					
					b server, Web C	lient, Server and client					
V		scripti				ig and configuration,	4				
	Insta	llation				nd accessing them over					
	intra										
VI		e Study:		ations Ist A	nliantiana In-	a Drogoning has 1	2				
	Web Based Applications, IoT Applications, Image Processing based										

	applications
	Text Books
1	"Mastering Embedded Linux Programming", Second Edition, Chris Simmonds.
2	<i>"Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux"</i> first Edition, Derek Molloy
3	<i>"Exploring Beagle Bone: Tools and Techniques for Building with Embedded Linux"</i> Derek Molloy
	References
1	https://www.engineersgarage.com/embedded-linux-tutorial-basics/
2	https://www.geeksforgeeks.org/web-technology/
3	https://www.w3schools.com/
	Useful Links
1	https://www.linux.org/
2	https://www.raspberrypi.org/
3	https://www.raspberrypi.com/
4	https://www.coursera.org/
L	

		Wa	alchand College (Government Aic	e of Engineer led Autonomous Ins						
			A	Y 2022-23						
			Cours	e Information						
Progran	nme		B. Tech. (Electron	nics Engineering)						
Class, S		r	Final Year B. Tec	0						
Course			5EN413							
Course			Professional Elective 5-Analog CMOS IC Design							
Desired	Requis	ites:	Digital Electronics, Digital CMOS IC Design							
Те	aching	Scheme		Examination	Scheme (Marks)					
Lecture		3 Hrs/week	MSE	ISE	ESE	Т	otal			
Futorial		-	30	20	50		100			
Practica			50	20	50		100			
Interact		-		Cr	edits: 4					
meraci		-								
			Cour	a Objectives						
	Toor	nlain the end		se Objectives	vices in such a way to de	volon	n studant			
1			tion towards MOS c		fices in such a way to de	evelop	III studell			
2					help of industry person	IS				
3					analog circuits through		course.			
4			dents to develop life							
			rse Outcomes (CO)	-	-					
At the en	nd of th		tudents will be able							
CO1				he dependence of	various electrical parar	neters	Analyze			
cor		ically and grap	•							
CO2					age amplifiers and differ	rential	Apply			
					tionships. (M2, M3)		Desian			
CO3					drain amplifier for arious typical situations.		Design			
005	M3)	ications. I util	ter recognize then ap	pheation under va	arious typical situations.	. (112,				
GO 1		ze large signa	l and small signal be	ehaviour of differe	ential amplifiers and con	npute	Analyze			
CO4	-		, common mode gair			1	5			
CO5	-			in the properties o	of differential pairs using	g such	Analyze			
		ts as loads. (M	,							
CO6		• •		-	ute the poles and zeros		Design			
	freque	ency response	of the single stage a	mplifiers using tir	me-constant method (M	6)				
Modul				dule Contents			Hours			
т		OS Device Ph		La Effecta MOS		1	0			
Ι			S small signal mode		device models (MOS d	levice	8			
		ngle Stage An		nios moder pa	urameters					
II				diode connected l	oad, current source load	L.CS	6			
			e, degeneration,			,,	-			
		ngle Stage An	-							
III	Pa	rt II source fol	llower, common-gat	e stage, Cascode	stage, folded cascade, c	choice	6			
		device models								
** *		fferential Am								
IV				mode response	, common mode resp	oonse,	6			
		^	with MOS loads ive Current mirror	2 0						
V			rrors, Cascode mirro		mirrors		7			
		equency Resp					/			
VI				gate stage. Casco	ode stage and Difference	e pair.	7			

	Text Books
1	Behzad Razavi, "Design of Analog CMOS Integrated Circuits", Second Edition, Tata McGraw-
	Hill Publishing Company Limited, New Delhi, 2017.
2	
3	
4	
	References
1	R. Jacob Baker, "CMOS: Circuit Design, Layout and Simulation", Wiley-Inter- science, (2008)
2	Allen, P.E. and Holberg, D.R., "CMOS Analog Circuit Design", Oxford University Press (2002)
3	
4	
	Useful Links
1	www.vlsi-expert.com,
2	www.testbench.in
3	www.asic-world.com
4	https://nptel.ac.in/courses/117/101/117101105/

						CO-I	PO Ma	pping							
		Programme Outcomes (PO)										PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO1	2	3												3	
CO2	2	3												3	
CO3			3											3	
CO4	2	3												3	
CO5	2	3												3	
CO6		2	3											3	
The streng	gth of 1	nappir	ig is to	be wr	itten as	; 1,2,3;	Where	e, 1:Lo	w, 2:M	ledium	, 3:Hig	, gh			
Each CO	of the	course	must r	nap to	at leas	t one P	Ю.								

		Walc	hand College	of Engineering						
				2022-23						
				Information						
Progra	amme		B.Tech. (Electron							
	Semester		Final Year B. Tec							
	e Code		5EN414	,						
	e Name		Professional Elective 5 Lab: Microwave Engineering Lab							
	d Requisi	tes:	Communication H			,				
	<u>aq</u> a									
Tea	aching Sch	eme (Hrs)		Examination S	cheme (Marks)					
Lectur	_	-	LA1	LA2	Lab ESE	Total				
Tutori			30	30	40	100				
Practi		2Hrs/week				100				
Intera		-		Cred	lits: 1					
			Course	Objectives						
1	To under	stand the theo		•	ve devices and netv	vorks				
2			the properties of va							
<u>2</u> 3					urement technique	S				
4					<u></u>					
	1	Course	Outcomes (CO) w	rith Bloom's Taxo	nomy Level					
At the	end of the	course, the stud	lents will be able to),						
CO1	Classify t	he microwave f	requencies and the	e waveguides that	are used applicatio	n 2				
CO2	O2 Categories the propagation of signals through antenna 4									
CO3	1				nents used in Micro	owave 4				
COS	commun	ication systems	i							
CO4		he operation and crowave freque	-	arious tubes or sou	irces for the transm	ission 4				
			List of Experime	ents / Lab Activiti	es					
	f Experim	ents:								
	-									
1. Stuc	dy of Micr	owave compo	nents and equipme	nt						
1. Stuc 2. Stuc	dy of Micr dy of V-I (owave compor Characteristics	of Gunn Diode							
1. Stuc 2. Stuc 3. Refl	dy of Micr dy of V-I (lex Klystro	owave compor Characteristics on as source ar	of Gunn Diode ad plot its various i	modes						
1. Stuc 2. Stuc 3. Refl	dy of Micr dy of V-I (lex Klystro	owave compor Characteristics on as source ar	of Gunn Diode	modes	amp; Magictree					
1. Stuc 2. Stuc 3. Refl 4. Veri	dy of Micr dy of V-I (lex Klystro ification o	owave compor Characteristics on as source ar f port characte	of Gunn Diode ad plot its various r ristics of E-plane t	modes ee, H-plane tee &	amp; Magictree isolator, calculatio	on of insertion				
1. Stuc 2. Stuc 3. Refl 4. Veri 5. Veri	dy of Micr dy of V-I (lex Klystro ification o	owave compor Characteristics on as source ar f port characte f port characte	of Gunn Diode ad plot its various r ristics of E-plane t	modes ee, H-plane tee &		on of insertion				
1. Stuc 2. Stuc 3. Refl 4. Veri 5. Veri loss an	dy of Micr dy of V-I (lex Klystre ification o ification o nd isolation	owave compor Characteristics on as source ar f port characte f port characte n loss	of Gunn Diode ad plot its various r ristics of E-plane t ristics of Microwa	modes ee, H-plane tee & ve Circulator and						
 Stuck Stuck Refl Vering <	dy of Micr dy of V-I (lex Klystre ification o ification o nd isolation	owave compor Characteristics on as source ar f port characte f port characte n loss f port characte	of Gunn Diode ad plot its various r ristics of E-plane t ristics of Microwa	modes ee, H-plane tee & ve Circulator and	isolator, calculatio					
 Stuck Stuck Refl Verified <	dy of Micr dy of V-I (lex Klystre ification o ification o nd isolation ification o nd directiv	owave compore Characteristics on as source ar f port characte f port characte n loss f port characte ity.	of Gunn Diode ad plot its various a ristics of E-plane t ristics of Microwa ristics of Directior	modes ee, H-plane tee & ve Circulator and	isolator, calculatio					
 Stuck Stuck Refl Verified <	dy of Micr dy of V-I (lex Klystre ification o ification o nd isolation ification o nd directiv ver pattern	owave compore Characteristics on as source ar f port characte f port characte n loss f port characte ity. of Horn Anter	of Gunn Diode ad plot its various f ristics of E-plane t ristics of Microwa ristics of Direction	modes ee, H-plane tee & ve Circulator and al coupler, calcul	isolator, calculatio					
 Stuck Stuck Refl Verifies <	dy of Micr dy of V-I (lex Klystre ification o ification o ad isolation ification o ad directiv ver pattern ver Pattern	owave compore Characteristics on as source ar f port characte f port characte n loss f port characte ity. of Horn Anter s of different A	of Gunn Diode ad plot its various a ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc.	isolator, calculatio	factor, insertion				
 Stuce Stuce Stuce Refl Verification Verifica	dy of Micr dy of V-I (lex Klystre ification o ification o ification o ification o d directiv ver pattern ver Pattern dy of slotte	owave compore Characteristics on as source ar f port characte f port characte n loss f port characte ity. of Horn Anter as of different A ed section with	of Gunn Diode ad plot its various f ristics of E-plane t ristics of Microwa ristics of Direction ina Antenna like Dipol probe carriage. M	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc.	isolator, calculatio	factor, insertion				
 Stuce Stuce Stuce Refl Verification Verifica	dy of Micr dy of V-I (lex Klystre ification o ification o ification o ification o d directiv ver pattern ver pattern dy of slotte ances (ope	owave compore Characteristics on as source and f port characte f port characte n loss f port characte ity. of Horn Anten as of different A ed section with en/short/matche	of Gunn Diode ad plot its various a ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol probe carriage. M ed termination).	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc. leasure the VSWR	isolator, calculation ation of coupling the second se	factor, insertion				
 Stuck Stuck Stuck Refl Verification Verifica	dy of Micr dy of V-I (lex Klystre ification o ification o ification o ification o d disolation ification o d directiv ver pattern dy of slotte ances (ope o test and v	owave compor Characteristics on as source ar f port characte f port characte n loss f port characte ity. of Horn Anter as of different A ed section with en/short/matcher verify Microwa	of Gunn Diode ad plot its various f ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc. leasure the VSWR	isolator, calculatio	factor, insertion				
 Stuck Stuck Stuck Refl Verification Verifica	dy of Micr dy of V-I (lex Klystre ification o ification o ification o ification o d disolation ification o d directiv ver pattern dy of slotte ances (ope o test and v	owave compore Characteristics on as source and f port characte f port characte n loss f port characte ity. of Horn Anten as of different A ed section with en/short/matche	of Gunn Diode ad plot its various f ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc. leasure the VSWR	isolator, calculation ation of coupling the second se	factor, insertion				
 Stuck Stuck Stuck Refl Verification Verifica	dy of Micr dy of V-I (lex Klystre ification o ification o ification o ification o d disolation ification o d directiv ver pattern dy of slotte ances (ope o test and v	owave compor Characteristics on as source ar f port characte f port characte n loss f port characte ity. of Horn Anter as of different A ed section with en/short/matcher verify Microwa	of Gunn Diode ad plot its various p ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ ncy response.	modes ee, H-plane tee & ve Circulator and aal coupler, calcul e, Yagi etc. leasure the VSWR uits using Microst	isolator, calculation ation of coupling the second se	factor, insertion				
 Stuck Stuck Refl Verif Verif Verif Verif Verif Verif Stuck Stuck Stuck To 	dy of Micr dy of V-I (lex Klystro ification o ification o ification o ification o d isolation ification o d directiv ver pattern dy of slotte ances (ope test and v eters, and	owave compore Characteristics on as source are f port characte f port characte n loss f port characte ity. of Horn Anter s of different A ed section with en/short/matcher verify Microwa plot the freque	of Gunn Diode ad plot its various p ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ ncy response.	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc. leasure the VSWR	isolator, calculation ation of coupling the second se	factor, insertion				
 Stuck Stuck Refl Verif Verif Verif Verif Verif Verif Verif Stuck Stuck To 	dy of Micr dy of V-I (lex Klystro ification o ification o ification o nd isolation ification o nd directiv ver pattern dy of slotte ances (ope o test and v eters, and Textb	owave compore Characteristics on as source are f port characte f port characte f port characte n loss f port characte ity. of Horn Anter s of different A ed section with en/short/matche verify Microwa plot the freque	of Gunn Diode ad plot its various a ristics of E-plane t ristics of Microwa ristics of Direction a Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ ncy response. Tex	modes ee, H-plane tee & ve Circulator and aal coupler, calcul e, Yagi etc. leasure the VSWR uits using Microst t Books	isolator, calculation ation of coupling the second se	factor, insertion				
 Stuck Stuck Stuck Refl Verification Verifica	dy of Micr dy of V-I (lex Klystro ification o ification o ification o ification o d isolation ification o d directiv ver pattern dy of slotte ances (ope test and v eters, and Textb <i>"Micr</i>	owave compore Characteristics on as source and f port characte f port characte f port characte n loss f port characte ity. of Horn Anten s of different A ed section with en/short/matcher verify Microwa plot the freque	of Gunn Diode ad plot its various a ristics of E-plane t ristics of Microwa ristics of Direction ana Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ ncy response. Tex	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc. leasure the VSWR uits using Microst t Books	isolator, calculation ation of coupling the for various value rip trainer kit and	factor, insertion				
 Stuc Stuc Stuc Refl Veri Veri Veri Veri Veri Veri Veri Stuc Pow Pow Stuc impeda To parame 	dy of Micr dy of V-I (lex Klystro ification o ification o ification o ification o d isolation ification o d directiv ver pattern dy of slotte ances (ope test and v eters, and Textb <i>"Micr</i>	owave compore Characteristics on as source and f port characte f port characte f port characte n loss f port characte ity. of Horn Anten s of different A ed section with en/short/matcher verify Microwa plot the freque	of Gunn Diode ad plot its various a ristics of E-plane t ristics of Microwa ristics of Direction a Antenna like Dipol probe carriage. M ed termination). ve Integrated Circ ncy response. Tex	modes ee, H-plane tee & ve Circulator and al coupler, calcul e, Yagi etc. leasure the VSWR uits using Microst t Books	isolator, calculation ation of coupling the for various value rip trainer kit and	factor, insertion				

	References
1	"Microwave Engineering", D. M. Pozar, John Wiley.
2	"Electronics Communication Systems", George Kennedy, Tata McGraw Hill.
3	
4	
	Useful Links
1	
2	
3	
4	

	CO-PO Mapping														
		Programme Outcomes (PO) PSO													
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO1			3												
CO2				3											
CO3				3											
CO4			3												
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	of the o	course	must 1	nap to	at leas	t one P	Ю.								

		Walc		of Engineering							
				2022-23	,						
			Course	Information							
Progra	amme		B. Tech. (Electro	nics Engineering)							
	Semester		Final Year B. Teo								
-	e Code			5EN415							
	e Name		Professional Elective 5 Lab -Embedded Linux Lab								
	d Requisi	tos.	Computer Programming, Embedded System Design								
Desire	u Kequisi		Computer i logia	inning, Enibedded	Bystem Design						
Тея	ching Sch	neme (Hrs)	Examination Scheme (Marks)								
Lectur	0				ESE	Total					
Tutori			30	30	40	100					
Practi		- 2Hrs/week	50	50	40	100					
		2Hrs/week									
Intera	ction	-		Crea	lits: 1						
			~								
-		1 11 1 1 1		Objectives							
1		mbedded Linux		and Des and	for Enchadded I	Doced					
2	System.	system Archite	ciure, configuration	i and Programming	for Embedded Lir	iux Based					
3		ate the students	to learn the funda	mentals of Linux as	s applied to embed	ded hardware.					
4 To facilitate the complete a mini-project involving embedded Linux hardware control/access through web, which can be used to solve some real life social/industrial problems.											
		Course	Outcomes (CO) w	vith Bloom's Taxo	nomy Level						
			lents will be able to								
CO1					Embedded Linux						
CO2				and use internal /	external periphera	als of Applying					
CO3		ed Linux Board		IT in the second second							
0.05	develop	and demonstra	te small Embedded	l Linux based syste		Creating					
			List of Exporim	ents / Lab Activiti	00						
List of	Experim	onta	List of Experim	ents / Lab Activiti							
			ded System Desigr	ı							
					basic commands of	f it.					
					an Embedded Linu						
Experi	ment to co	onfigure and use	e network setup of	an Embedded Linu	x Board						
·					omponents / device	es interfaced to it.					
			rver for an Embedd								
			web site using prog		on Embodded I :	w bagad avetar					
					an Embedded Linu processing based a						
-		-	demonstration.	un board for fillage	processing based a	applications					
	isjeet imp	ionionation all	a aomonistration.								
			Tex	t Books							
1	"Mas	tering Embedde			on, Chris Simmonds	S.					
					with Embedded Lir						
2		Molloy	,								
3		· ·	ne: Tools and Tech	niques for Building	with Embedded Lir	nux" Derek Molloy					
	•			. 0		,					
			Ref	erences							
1	https	://www.engine	ersgarage.com/em	bedded-linux-tuto	rial-basics/						
2	https	://www.geeksf	orgeeks.org/web-te	echnology/							
3	https	://www.w3scho	ools.com/								
			Usef	ul Links							
1	https	://www.linux.o	rg/								

2	https://www.raspberrypi.org/
3	https://www.raspberrypi.com/
4	https://www.coursera.org/

						CO-I	PO Ma	pping								
		Programme Outcomes (PO)												PSO		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1		2														
CO2				2		2										
CO3				2		2							1	1		
	1:Low, 2:Medium, 3:High															

		Asses	sment								
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.											
Assessment	Based on	Conducted by	Typical Schedule (for 26-week Sem)	Marks							
LA1	Lab activities,	Lab Course	During Week 1 to Week 6	30							
LAI	attendance, journal	Faculty	Marks Submission at the end of Week 6	50							
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	30							
	attendance, journal	Faculty	Marks Submission at the end of Week 12	50							
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40							
	attendance, journal	Faculty	Marks Submission at the end of Week 18	40							

		W	alchand Colleg	ge of Engineerin	ng, Sangli					
				Y 2022-23	<i>inic)</i>					
			Cour	se Information						
Progra	mme		B. Tech. (Electron	ics Engineering)						
Class,	Semes	ster	Final Year B. Tecl	h., Sem. VII						
Course	e Code	e	5EN416							
Course Name Professional Elective 5 Lab- Analog CMOS IC Design Lab										
Desire	d Req	uisites:	Digital Electronics	s, Digital CMOS IC	Design					
Те	achin	g Scheme		Examination So	cheme (Marks)					
Lectur	e	-	LA1	LA2	ESE	Total				
Tutori	al	-	30	30	40	100				
Practical 2 Hrs/Week										
Interaction - Credits: 1										
			Cou	rse Objectives						
1				<u> </u>	and simulating analo	v –				
2				circuits and design ifier for given specif	single stage CS, CG ïcations.	, CD, differential				
3	-			ors for the voltage co r trans-conductance.	onditions seen by the	e circuit with goal				
4		<u> </u>	for good documen							
) with Bloom's Tax	onomy Level					
At the			students will be abl							
CO1				alue of g _m or drain c te bias using Cadenc	current for designing the EDA tools.	the Analyze				
CO2			*	Cadence tools from and differential am	n schematic to sym plifiers	ibol Understand				
CO3	Build and simulate the single stage amplifier circuits (CS, Source Follower, Cascode Apply									
CO4		gn differential p			load for given gain	and Create				
CO5				rational amplifier for g and pole-zero comp	r given pole frequend pensation.	cies Create				
			List of Exper	iments / Lab Activi	ties					

List of Experiments:

Characterize nMOS transistors from schematic using Cadence tools.

Design, build and simulate single stage Common Source amplifier using resistive load and nMOS diode connected load (Gain and Frequency response). Compare the performance with pMOS diode connected load.

Design, build and simulate Common Source amplifiers with current source load. Compare the performance with already studied loads.

Design, build and simulate Common Source stage with source degeneration. (gain and frequency response) Compare the performance with and without source degeneration.

Design, build and simulate Source follower /Common Gate stage. Crosscheck the results of output impedance, gain, power dissipation against theoretical expectations.

Design, build and simulate cascode stage with different loads for the specified voltage gain and maximum power dissipation.

Design, build and simulate differential pair with specified tail current source and maximum full swing differential gain using, a)resistive load and b) pMOS current source load and compare the gain values. Cross-confirm the results against theoretical expectations.

Demonstrate the design of differential pair with active tail current source (replace the tail current source in Expt. 8 by a nMOS current source biased in saturation). Simulate for evaluating differential gain, common mode gain and CMRR.

Design, build and simulate differential amplifier (single ended output) with active current mirror load for the given specifications. Evaluate for CMRR, DC gain etc.

Demonstrate design of 2-stage operational amplifier for given UGB.

	Text Books
1	Behzad Razavi, " <i>Design of Analog CMOS Integrated Circuits</i> ", Second Edition, Tata McGraw- Hill Publishing Company Limited, New Delhi, 2017.
2	
3	
4	
	References
1	R. Jacob Baker, "CMOS: Circuit Design, Layout and Simulation", Wiley-Inter- science, 2008.
2	Allen, P.E. and Holberg, D.R., "CMOS Analog Circuit Design", Second Edition, Oxford University Press, 2002.
3	
4	
	·
	Useful Links
1	www.vlsi-expert.com
2	www.testbench.in
3	www.asic-world.com

4 https://nptel.ac.in/courses/117/101/117101105/

						CO-l	PO Ma	pping								
		Programme Outcomes (PO)												PSO		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	1			2	3									3		
CO2				2	3									3		
CO3			2	2	3									3		
CO4				3	3									3		
CO5				3	3									3		
The stren	gth of 1	mappir	ig is to	be wr	itten as	\$ 1,2,3;	Where	e, 1:Lo	w, 2:N	ledium	, 3:Hig	, gh				
Each CO	of the	course	must r	nap to	at leas	t one F	Ю.									

Assessment

	ee components of lab a E is a separate head of		LA2 and Lab ESE. A2 together is treated as In-Semester Evaluat	ion.								
Assessment Based on Conducted by Typical Schedule Marks												
LA1	Lab activities,	Lab Course	During Week 1 to Week 6	30								
LAI	attendance, journal	Faculty	Marks Submission at the end of Week 6	50								
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	30								
	attendance, journal	Faculty	Marks Submission at the end of Week 12	50								
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40								
	attendance, journal	Faculty	Marks Submission at the end of Week 18	40								

Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.

			College of Engined ament Aided Autonomous			
			AY 2022-23			
			Course Information			
Progra	mme		B.Tech. (Electronics E	ngineering)		
Class, S	Semest	er	Final Year B. Tech. Se	emester VIII		
Course	Code		5EN453			
Course	Name		Techno- Socio Activity	1		
Desired	l Requ	isites:	Mini Project 1- 4			
ſeachi	ng Sch	eme	Examinati	on Scheme (Mar	ks)	
Lecture	e		LA1	LA2	ESE	Total
Futori a	al	-	15	15	20	50
Practic	al	-				
nterac	tion	1Hrs/Week		Credits: 1		
	1		Course Objectives			
1		rture the life ski				
23	To eng	gage in indepen	dent and lifelong learning	ng		
<u> </u>						
-	<u> </u>	ourse Outcom	es (CO) with Bloom's	Taxonomy Level		
At the e			tudents will be able to,			
CO1		fe skills	,			Apply
CO2			ortunity in corporate life			Analyze
	Devel	op communicat	ion effectively with the	engineering com	munity and with society.	Create
CO3	Devel	op himself/ hers	self as successful Engin	eer		Create
CO3 CO4						

To earn the credit, participation of the students in following activities (More than one activity) will be evaluated.

Internship: 15 days internship (Online/Offline)

Co-curricular Activities : Co-Curricular activities include activities by chapters of professional societies like SAE, IEEE, ISTE, IET, Department Associations, Lab Development, Paper Presentation in National/International Conferences, Paper Publication in National/ International Journal, Model Building, Project competition, Entrepreneurship, Patenting, Participation in Dept level/ Institute level Technical club activities.

Extra - Curricular Activities: Extra-Curricular Activities include activities such as NSS, Unnat Bharat, Gymkhana Clubs, Cultural Fests (Inside or outside of the college), spots Event (Inside or outside of the college), Community Services, Social work, Activities in Alumni Association, Participation in Sports, Various Clubs of Institute, Intra and Inter Collegiate competitions . Participation in Department level/ Institute level club activities. (Activity conducted by club should be Technical- Ethics, Management, Professionalism/ skill/ Proficiency developments activities)

Course (Technical or fine arts) completed through **Continuing Education Program** Any project completed which is helping the Electronics Engineering Department The performance of a student shall be monitored and evaluated by the Faculty-in-charge.

		CC)-PO I	Mappi	ing									
		P	Progra	mme	Outco	mes (PO)						PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1						3		3					2	
CO2							3							2
CO3										3				
CO4												3		2
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	Each CO of the course must map to at least one PO.													

		Asses	sment								
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.											
Assessment	Based on	Conducted by	Typical Schedule (for 26-week Sem)	Marks							
LA1	Lab activities,	Lab Course	During Week 1 to Week 6	30							
LAI	attendance, journal	Faculty	Marks Submission at the end of Week 6	50							
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	30							
LAZ	attendance, journal	Faculty	Marks Submission at the end of Week 12	50							
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40							
	attendance, journal	Faculty	Marks Submission at the end of Week 18	40							

Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.

imme Semes e Code e Nam d Requ cachin e al					
Semes e Code e Nam d Requ eaching e	e	B. Tech. (Electron Final Year B. Tech 5EN446	ics Engineering)		
Semes e Code e Nam d Requ eaching e	e	Final Year B. Tech 5EN446			
Semes e Code e Nam d Requ eaching e	e	Final Year B. Tech 5EN446			
e Code e Nam d Requ eaching e	e	5EN446			
e Nam d Requ eaching e	e				
d Request aching the second se		110,0001			
eachin e	uisites.	Mini Project			
e		WIIII I IOJECI			
e	a Sahama		Examination	Sahama (Manlıq)	
	g Scheme	T A 1		Scheme (Marks)	T - 4 - 1
ด 🛛	-	LA1	LA2	Lab ESE	Total
	-	30	30	40	100
cal	6 Hrs/Week				
ction	-		Cre	dits: 3	
		Cour	rse Objectives		
Expla	ain to survey and	d study the publishe	ed literature on the	assigned/ selected topic.	The topic may
				chosen topic may provi	le a solution to
-				•	
-		/ Simulation/ Expe	riment/ Design. It i	s expected to find out th	e feasibility of
	÷		ganize the project r	eport based on the study	conducted fo
prese		<u> </u>		T 1	
				xonomy Level	
				nd the project	Understand
-	A		<u> </u>	<u> </u>	
-				c articles and present in	Anaryze
	•		*	-work and present it in	a Create
			8	1	
Prepa	are and Organ	ize written report o	on the study conduc	cted/part of project-wor	k Apply
(simu	lations/ technic	al design) complet	ed for presentation	n before the departmer	t
comn	nittee.				
		List of Experi	iments / Lab Activ	ities	
jective	e of Project-I is	s to enable the stud	lent to take up inv	vestigative study in the	broad field of
					dustry. This is
-	-				
			areas/domains, but	not limited to:	
		ystems			
		Abicles			
	2. Lieuomos u	- i Briealtaile			
ment:	A demonstration	n and oral examination	tion on the Project	-I shall be conducted at	the end of the
		Т	'ext Books		
		papers/ Magazine A	rticles/ Handbooks	with reference to topic	selected for the
	Expla be ch the el Expla Analy the pr Illust prese end of Expla Analy comp Prop clear desire Prop clear desire Prop clear desire Signed ics E signed ics and al Inte ations ment: er.	etion - Explain to survey an be chosen from the p the electronics indust Explain the use of n Analysis/ Modelling the project. Illustrate the guideli presentation to the de Course, the sector of the course study of Propose a research p clear and distinct m desired objectives of Prepare and Organ (simulations/ technic committee. jective of Project-I is nics Engineering, eith asigned by the Departmore of the course of th	ction - Count Explain to survey and study the publishes be chosen from the problem assigned by the electronics industry problem/ solution Explain the use of methods/ methodole Analysis/ Modelling/ Simulation/ Expet project. Illustrate the guidelines to write and org presentation to the department. Course Outcomes (CO end of the course, the students will be able Explain the purpose of the project and c Analyze the journal/ conference/ researce comparative study of similar work done Propose a research problem/ problem ur clear and distinct manner through diff desired objectives of the project-work. Prepare and Organize written report of (simulations/ technical design) complet committee List of Experi igective of Project-I is to enable the stud isigneering, either fully theoretical/ isignee by the Department alone or ged to provide a good inititation for the stud	ction - Createring Course Objectives Explain to survey and study the published literature on the abe chosen from the problem assigned by the industry. The othe electronics industry problem/ solution to societal needs. Explain the use of methods/ methodology/ procedures/ sc Analysis/ Modelling/ Simulation/ Experiment/ Design. It is the project. Illustrate the guidelines to write and organize the project research to the department. Course Outcomes (CO) with Bloom's Ta end of the course, the students will be able to, Explain the purpose of the project and conceptual idea behi Analyze the journal/ conference/ research papers/ magazine comparative study of similar work done by others. Propose a research problem/ problem undertaken as project clear and distinct manner through different design techn desired objectives of the project-work. Prepare and Organize written report on the study conduct (simulations/ technical design) completed for presentation committee. List of Experiments / Lab Active isigned by the Department on an individual basis or three/five isigned by the Department on an individual basis or three/five isigned by the Department on an individual basis or three/five isigned by the Department on an individual basis or three/five isigned by the Department on an individual basis or three/five isigned by the Department on an individual basis or three/five isign mic Communication Systems	List of Experiments / Lab Activities Propage and Organize writen report on the study conducted/part of project-work in a group, und previsor from the fully theoretical pass or three/five study in the student to take up involved to provide the student of the student to take up investigative study of simulation or the study the students in a group, und previsor from the project of the students or three/five students in a group, und previsor from the department.

2	
3	
4	
	References
1	Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to topic selected for the
1	project-work.
2	
3	
4	
	Useful Links
1	https://ieeexplore.ieee.org
2	https://www.sciencedirect.com
3	https://www.elsevier.com
4	

	CO-PO Mapping													
		Programme Outcomes (PO) PSO												SO
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3					3	2			2			2	2
CO2		3 3 .												3
CO3			3		2								3	3
CO4								2	3	3	3	2	2	2
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	Each CO of the course must map to at least one PO.													

Assessment											
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.											
Assessment	Based on	Conducted by	Typical Schedule	Marks							
rissessment	Lab activities,	Lab Course	During Week 1 to Week 6	IVIAI KS							
LA1	attendance, journal	Faculty	Marks Submission at the end of Week 6	30							
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	20							
LAZ	attendance, journal	Faculty	Marks Submission at the end of Week 12	30							
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40							
LauESE	Lab ESELab could definitionLab could definitionAddition40attendance, journalFacultyMarks Submission at the end of Week 1840										
Week 1 indica	ates starting week of a	semester. The typ	bical schedule of lab assessments is shown,								

considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.

		W	alchand Colleg	ge of Engineer	ing, Sangli							
				Y 2022-23								
				se Information								
Progra	amme		B. Tech. (Electron									
Class,		ster	Final Year B. Tecl									
Course	e Cod	e	5HS455									
Course	e Nam	e	Humanities -3 Pro	ject Management								
Desire	d Req	uisites:										
Te	achin	g Scheme		Examination	Scheme (Marks)							
Lectur			MSE	ISE	ESE	Total						
Tutori		-	15	15	20	50						
Practio		-										
Intera	ction	1 Hrs/Week		Cre	dits: 1							
	To T	anora tha at 1-		rse Objectives	th tachnical and man-	mial aballance						
1	and r	repare the stude preparing the bu	nts to manage proje dget.	ets by exploring be	oth technical and manage	anai challenges						
2	To m	ake aware the s	tudents about leader		alities in dealing with re	. .						
3			6	· ·	ss functional teams with							
	Com	munication skil	ls, economical and 1	managerial challen	ges and commercial man	agement.						
4		Соц	rse Outcomes (CO)) with Bloom's Te	avonomy Level							
At the	end of		students will be abl									
CO1	Grasj const	o and perceive t raint for feasibi	he project activities lity or completion w	with respect to res	ources required and the	Understand						
CO2	mana	gement	e budget for project	_		Analyze						
CO3	Figur netwo		lule the project and	assess for controlling	ng critical path	Evaluate						
CO4												
Modu	le		Modu	le Contents		Hours						
I		una la stian (a D				2						
			roject Management.			2						
II			nning, feasibility, ris									
III		ritical Path Net	works - Principles o	f Resource Schedu	ling.	2						
IV	E	xecuting and Co	ontrolling.			2						
V	C	ommercial Mar	nagement and variou	is regulations.		2						
VI	S	tudy and use of	software related to	Project Manageme	nt System.	3						
				Text Books								
1			ct Management - Go			aat						
2	Mana	agement in	., Jack R. Meredith, LEY & SONS, INC		Iargaret M. Sutton , Proj	CCL						
3	B.C.		andelwal, Project P		ol with PERT and CPM,	Lakshmi						
4	Hora			systems approach	to planning, scheduling	and						
		Wiley & Sons I										
5			8 – Government of itepointPvt Ltd., 20		iams, The Principles of	Project						
]	References								

1	K. Nagarajan, Project Management, New Age Int., 2nd ed. 2004.
2	B.M.Naik, Project Management-Scheduling and Monitoring by PERT/CPM, 1984
3	William R Duncan, A guide to the project management body of knowledge, PMI Publications, 1996
4	
	Useful Links
1	https://www.apm.org.uk/resources/what-is-project-management/
2	https://www.projectmanager.com/project-management
3	
4	

	CO-PO Mapping														
		Programme Outcomes (PO)											PSO		
	1	1 2 3 4 5 6 7 8 9 10 11 12 1 2													
CO1								1					1	1	
CO2									2					2	
CO3							1						2		
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High															
Each CO	of the	course	must r	nap to	at leas	t one P	Ю.								

			1	ed Autonomous Institut	<i>(e)</i>							
				2022-23								
Ducan			1	Information								
Progr			B.Tech. (Electronics	0 0								
Class,			5EN421	Final Year B. Tech., Sem VIII								
Cours				- 1 Dec (1								
Cours			TCP/IP and Advance									
Desire	ea Keg	uisites:	Communication Eng	gineering								
Т	eachin	g Scheme		Examination Sch	eme (Marks)							
Lectu		3 Hrs/week	MSE	ISE	ESE	Total						
Tutor		-	20	20	60	100						
Practi		_										
Intera		-		Credits	:: 3							
					<u> </u>							
			Cours	e Objectives								
1	To d	evelop an under	rstanding of computer	•								
2			CP/IP protocol suite	-								
3					nputer networks, vario	ous protocols						
			s and their application									
4	10 g		understanding of Software Outcomes (CO)									
At the	end of		students will be able									
$\frac{1}{CO1}$		gn a small TCP		,		Apply						
CO2		dentify security issues and suggest suitable solution										
CO3			cloud and its models.			Understan						
CO4	Expl	ain openflow ch	nallenges in SDN, and	developments in SD	N	Understan						
1	1			0 4 4		TT						
Modu		nternet Protoc		e Contents		Hours						
Ι	l a R	P Datagram Fond Subnetworl	ormats - Data and Fr ks - Network Addre	ss Translation (NAT	ress Masks- Prefixes- () - IP Switching and Resolution Protocol	8						
II	ι ι	F ransport layer JDP and TCP se ontrol.		ГСР flow control, co	ngestion control, error	6						
III	A H	HTTP, SMTP, S	aming over IP (RTP,	RTCP, SCTP), Appli	cation layer protocols,	6						
IV	ך 4		k Security: Brief Intro		of Security, Types of s, IP Security, Virtual	7						
v	E -	Business Drivers Roles and Bo Cloud Deploym	oundaries - Cloud Ch ent Models. Cloud-E	aracteristics - Clou mabling Technology	epts and Terminology d Delivery Models -	7						
			ed Networking(SDN)			6						

2	Software defined Networking, Chuck Black Elsevier 2014
3	
4	
	References
1	Wayne Tomasi, "Introduction to Data Communication and Networking", 1/e, Pearson
1	Education.
2	Greg Tomsho, Ed Tittel, David Johnson. "Guide to Networking Essentials", fifth edition,
	Thomson India Learning, 2007.
3	
4	
	Useful Links
1	https://www.cloudflare.com/en-in/learning/ddos/glossary/tcp-ip/
2	https://networkengineering.stackexchange.com/questions/63278/what-layers-of-the-tcp-ip-model-
	does-an-sdn-involve
3	
4	

	CO-PO Mapping														
		Programme Outcomes (PO)											P	PSO	
	1	1 2 3 4 5 6 7 8 9 10 11 12										1	2		
CO1			2										2		
CO2		2												1	
CO3		1												1	
CO4	1	1												1	
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	of the o	course	must 1	nap to	at leas	t one P	Ю.								

(Government Aided Autonomous Institute)										
AY 2022-23										
Course Information										
ProgrammeB. Tech. (Electronics Engineering)										
Class, Semester Final Year B. Tech. Sem. VIII	Final Year B. Tech. Sem. VIII									
Course Code 5EN492										
Course Name Project-II										
Desired Requisites: Project - I										
Teaching Scheme Examination Scheme (Marks)										
Lecture - LA1 LA2 Lab ESE	Total									
Tutorial - 30 30 40	100									
Practical 16 Hrs/Week										
Interaction - Credits: 8										
Course Objectives										
1 Review and finalization of the approach to solve the problem relating to the ass	igned topic.									
Finalizing objectives and expected outcomes of the project. Writing the technica	<u> </u>									
product specifications of completed/ final project.										
3 Detailed Analysis/Modelling/Simulation/Design/Problem Solving/Design of	t Experiments as									
 required for the project-work. Prepare a paper on project work for conference/ journal publication with sugged 	ested modifications									
4 and future of the project work.	sieu mounications									
Course Outcomes (CO) with Bloom's Taxonomy Level										
At the end of the course, the students will be able to,										
CO1 Choose/ Experiment with the method/ methodology finalized/ designed to solv	ve the Apply									
problem undertaken as project.										
CO2 Model/ Simulate/ Design/ Design the experiments to verify the expected respectifications of project.	sults/ Evaluate									
CO3 Develop the final product/process, testing, results, conclusions and future direct	tion. Create									
Write and publish a paper for Conference Presentation/Publication in Journa										
CO4 possible. Prepare a Project Report in the standard format for being evaluated b										
department committee.										
CO5 Prepare an action plan for conducting the investigation, sharing of activities d	uring Apply									
completion of project work, including team work.										
List of E-moviments / Lab Astivities										
List of Experiments / Lab Activities	under Dreisst I									
It is expected that in-depth study of the topic assigned in the light of the report prepared shall be continued as Project-II. The objective of Project-II is to enable the student to expect to expect the student to expec										
investigative study taken up under Project-I, either fully theoretical/practical or involvir										
and practical work, under the guidance of a Supervisor from the Department alone or jo										
Supervisor from the Industry. It is expected to provide a good training for the student(s)										
technical leadership.										
Assessment: The final product shall be a result of Project-I and Project-II and should be										
time of examination. A demonstration and oral examination on the Project-II shall be co of the semester.	onducted at the end									
Text Books										
Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to to	pic selected for the									
project-work.										
2										
3										
4										
References										

1	Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to topic selected for the project-work.
2	
3	
4	
	Useful Links
1	https://ieeexplore.ieee.org
2	https://www.sciencedirect.com
3	https://www.elsevier.com
4	

	CO-PO Mapping														
		Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
CO1	3	3		3	3	3	2					2	3	3	
CO2		2	3	3	3							2	3	3	
CO3			3		2	2	2	2			2	2	3	3	
CO4								3	3	3	3	2	2	2	
CO5									3		3				
The stren	oth of 1	mannir	na is to	he wr	itten ac	1 2 3.	Where	1.Lo		ledium	3.Hic	rh			

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High Each CO of the course must map to at least one PO.

Assessment										
There are three components of lab assessment, LA1, LA2 and Lab ESE.										
IMP: Lab ES	E is a separate head of	passing. LA1, LA	A2 together is treated as In-Semester Evaluat	10n.						
Assessment	Based on Conducted by Typical Schedule M									
LA1	Lab activities,	Lab Course	During Week 1 to Week 6	30						
LAI	attendance, journal	Faculty	Marks Submission at the end of Week 6	50						
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	30						
	attendance, journal	Faculty	Marks Submission at the end of Week 12	50						
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40						
Lab ESE	attendance, journal	Faculty	Marks Submission at the end of Week 18	40						

Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.
			llege of Eng	ineering, Sangli					
		(AY 2022-23	,					
		C	Course Informa	tion					
Program	nme	B.Tech. (Electro	nics Engineering	g)					
Class, S	emester	Final Year B. Te	ch., Sem VIII						
Course	Code	5EN431							
Course	Name	Professional Elec	ctive 6-System of	on Chip					
Desired	Requisites:	Embedded Syste	em Design						
Teac	hing Scheme		Examina	ation Scheme (Mark	s)				
Lecture	3	MSE	ISE	ESE		otal			
Lecture	Hrs/week				_				
Tutoria	-	30	20	50	1	00			
Practica									
Interact				Credits: 3					
				J. J					
			Course Objecti	ves					
1 7	Γo design, optimi	ze, and program a	modern System	-on-a-Chip.					
				including area, late	ncy, through	put, energy			
1	power, predictabi	lity, and reliability	•						
3									
4					•				
A 4 4 h a a 4				m's Taxonomy Leve	el				
		the students will be		ance of the system e	orly in the	Understan			
$CO1 \perp$		support design d	-	lance of the system of		Understan			
	U	f System on Chip		logy		Apply			
	for Logic and An		Design methodo	nogy		Apply			
			ffs, algorithms, a	and architectures to o	ptimize the	Analyze			
		requirements and in			1				
CO4									
Module		Ν	Aodule Content	ts		Hours			
1120uule		to the System A							
		e .		itectures, introductio	on to				
Ι		-	•	concept of pipelinin		6			
	parallelism. I	Designing micropr	ocessor /Micro	controller based syst	em and				
	embedded sys								
	Introduction								
			•	SOCs. Introduction to					
II				M's core connect bus	· ·	6			
	issues in SOC		OPB-on chip	peripheral bus, Syste	em design				
	Processors :								
III		oft embedded prod	cessors Study o	of Microblaze RISC	processor	8			
	Study of IBM	-	cossons. Study (
	-		le logic and FPGA Architecture :						
R 7				features like embedd	ed Block	-			
IV			•	, CPU cores etc. Intr		7			
			-	mbedded developme					
		for SOC design							
V				gning new periphera	l IP with	6			
	AXI bus, Em	bedded programm	ning with SOC.						

VI	Application Studies/ Case StudiesSOC system design example with Peripherals like USB, UART, EthernetEtc. using latest FPGA. (Xilinx/ Altera tools) Eclipse IDE development toolfor a full SOC system design with embedded C/C++ applications (Xilinx/ Altera tools)											7			
						Тех	t Bool	zs							
1	Michae Ltd.	l J. Fly	'nn a	nd Wayr	ne Luk, "				n Desi	gn Sys	stem-o	n-Chip	<i>p</i> ", Wi	ley Indi	a Pvt.
2		Steve Furber, "ARM System on Chip Architecture", 2nd Edition, 2000, Addison Wesley Professional.													
3															
4															
						Dof	erence	DC DC							
1	Ricardo	Reis. '	"Des	ign of Sy	stem on a	-			nd Co	mpone	ents".	1st Edi	tion. 2	004. Sp	ringer
2	Jason A	Andrew	s, "(Co-Verifi ology)", N	cation of	f Hard	lware	and	Softwo						
3	Prakash	Rash	inka	r, Peter <i>l Techniq</i>	Paterson	n and	Leen	a S	ingh 1			on C	Chip V	Verificati	ion –
	a			•			ul Lin								
$\frac{1}{2}$				itecture a						produc	cts/co	reconn	lect		
$\frac{2}{3}$	ЕЛКР	ower P	ιu	torial at	nup://ww	ww.X11	mx.co	0111/E	UK						
4															
	<u> </u>				CO	PO M	Iappin	g							
				Pr	ogramm			-)				Р	SO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
C01		2													
CO2			2										2		
CO3	,	2		2											

			`	Aided Autonomous Ins AY 2022-23							
				rse Information							
Progr:	amme		B.Tech. (Electronics E								
	, Semester		Final Year B. Tech Se	0							
	se Code		5EN432								
Cours	se Name		Professional Elective 6: Digital System Engineering								
Desire	ed Requisi	tes:	ECAD, FPGA								
		g Scheme			ion Scheme (Marks)						
Lectur		3 Hrs/we		ISE	ESE	Total					
Tutori Ducati		-	30	20	50	100					
Praction Intera		-			Credits: 3						
littera		-			Creatis: 5						
			Co	urse Objectives							
,	To unde	rstand the fun			nalling and timing assoc	iated with high					
1	speed dig	gital systems.									
2	circuits a	To analyze the effect of parasitic of wires/interconnects in restricting the high speed performance of digital circuits and design the approaches to tackle this associate problem by using their engineering models.									
3			ifferent sources of inter l models of these to con		digital systems and apply bit error rates.	7					
4	Understa	and the signifi	ficance of signaling & t	timing issues and ap	oply the knowledge of er	icoding a signal for					
	error-free		information (bits) from								
At the	end of the		Course Outcomes (Co students will be able to		axonomy Level						
fit the			nects as design objects,		stems and its impact to	Understand					
CO1	system o		C	~ .	-						
CO2			synchronization for fur	•	and signalling	Analyze					
CO3	Different	tiate Power d	listribution schemes for	r low noise		Analyze					
CO4	Explain	Signal and sig	gnalling conventions for	or on-chip and off-c	hip communication	Understand					
Modu	ule		Modu	le Contents		Hours					
Ι	InfeModule ContentsHoursImage: HoursFransmission Lines: Geometry and Electrical properties, Electrical models of wires (Ideal wire, Transmission line), Simple transmission lines (RC, lossless LC, lossy LRC transmission lines, Dielectric absorption), Special transmission lines (Multi drop buses, Balanced Transmission lines, Common and differential mode impedance, Isolated lines)6										
II	Nois Nois Inter Inter Man	6									

Signaling Conventions: CMOS and Low swing current mode signaling system, Considerations in	
Etwices and Low swing current mode signaling system, Considerations in transmission system design, Signalling modes for transmission lines, Transmitter signalling methods, Receiver signal detection, Source termination, Under- terminated Drivers, Differential Signalling, Signalling over capacitive transmission 	6
Timing Conventions: Conventional Synchronous system and closed loop pipelined system, considerations in timing design, Timing fundamentals, Timing properties of combinational logic and clock storage elements, Eye diagram, Encoding Timing (Signals and Events), Open loop synchronous timing, Closed loop timing, Phase locked loops, Clock Distribution	6
VSynchronization: Synchronization Fundamentals, Applications of synchronization (Arbitration of asynchronous signals, Sampling asynchronous signals, Crossing clock domains), Synchronization failure and meta-stability, Synchronizer Design (Mesochronous, Plesiochronous, Periodic Asynchronous)	6
VIPower Distribution: The power supply network (Local loads, Signal loads), Local Regulation, Logic loads and on-chip power supply distribution (Logic current profile, IR drops, Area Bonding, On-chip by-pass capacitor), Power supply isolation (Supply-supply isolation, Signal-supply isolation), Bypass capacitors, Power Distribution system	6
Text Books 1. "Digital System Engineering", William Dally and John Poulton, Cambridg	e University
1 Press, Reprint 2007	
References	
1. "High Speed Digital Design"- A Handbook of Black Magic, Howard W. Johnson, Mart 1 Prentice Hall PTR, Englewood Cliffs, NJ 0763.	in Graham,
"High Speed Digital System Design: Interconnect Theory and Design Practices" Stephen	H.
2 Hall, Garrett W. Hall, James A. McCall, Wiley-IEEE Press (ISBN: 978-0-471-36090-2	
Useful Links 1 https://engineeringtutorial.com/electrical-power-distribution/	
 https://www4.comp.polyu.edu.hk/~comp2322/Bit%20and%20Frame%20Synchronization 	%20Techiques.pdf
3	

	CO-PO Mapping														
		Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
CO1			3												
CO2					3										
CO3					3										
CO4				3										2	

		W	Valchand Colle (Government A	ege of Enginee								
			1	AY 2022-23	•							
			Cou	rse Information								
Progra	amme		B. Tech. (Electron	ics Engineering)								
Class,	Semes	ster	Final Year B. Tec	h., Sem VIII								
Cours	e Cod	9	5EN433									
Cours	e Nam	e	Professional Elective 7 :Radar and Navigation									
Desire	d Req	uisites:	Communication E	ngineering								
Te	aching	g Scheme		Examination	Scheme (Marks)							
Lectur	e.	3 Hrs/week	MSE	ISE	ESE	Total						
Tutori		-	30	20	50	100						
Practi	cal	-			·							
Intera	ction	-		Cre	edits: 3							
				urse Objectives								
1			damentals and anal									
2			n of radar transmitters									
<u>3</u> 4	To le	earn various radars like MTI, Doppler and tracking radars and their comparison.										
4		Course Outcomes (CO) with Bloom's Taxonomy Level										
At the	end of		· · · · · · · · · · · · · · · · · · ·									
		f the course, the students will be able to, nonstrate an understanding of the factors affecting the radar performance Understand										
CO1		Radar Range	F									
CO2	Anal	alyze the principle of FM-CW radar										
CO3			nt types of Radar Di	splays and their ap	plication in real	Apply						
		scenario	1 . 1		1.51. 5	TT 1 / 1						
CO4	Dem in Ra		lerstanding of the ir	nportance of Match	ned Filter Receivers	Understand						
	III Ka											
Modu	le		Module	e Contents		Hours						
		asics of Rada	r : Introduction, Ma		us Range Simple							
			Equation, Radar Blo									
			Applications. Pred									
			ctable Signal, Recei	ver Noise, Modifie	d Radar Range							
Ι			ative Problems.	N N		8						
		-			e Alarm Time and							
		-	-		Section of Targets wer, PRF and Range							
					lustrative Problems.							
			ency Modulated R									
					ceiver, Non-zero IF							
Π			ver Bandwidth Req	uirements, Applica	tions of CW radar.	6						
11		lustrative Prob				0						
			Range and Doppl FM-CW altimeter,		Block Diagram and							
			ble, MTI Radar with									
					Transmitter, Delay							
TTT					Speeds, Double	-						
III					Filters. MTI Radar	6						
	P	arameters, Lin			ersus Pulse Doppler							
	– I D	adar.										

IV	Tracking Radar : Tracking with Radar, Sequential Lobing, Conical Scan, Monopulse Tracking Radar — Amplitude Comparison Monopulse (one- and two- coordinates), Phase Comparison Monopulse, Tracking in Range. Acquisition and Scanning Patterns. Comparison of Trackers.	6
v	 Detection of Radar Signals in Noise : Introduction, Matched Filter Receiver – Response Characteristics and Derivation, Correlation Function and Cross- correlation Receiver, Efficiency of Non-matched Filters, Matched Fitter with Nonwhite Noise. Radar Receivers – Noise Figure and Noise Temperature. Displays — types. Duplexers — Branch type and Balanced type. Circulators as Duptexers. Introduction to Phased Array Antennas – Basic Concepts, Radiation Pattern, Beam Steering and Beam Width changes, Applications. Advantages and Limitations. 	7
VI	Radar clutter and basic navigational radar systemIntroduction to Radar Clutter - Types, Surface clutter radar equation,Fundamentals of Navigation aids: Types of Navigation aids, ILS, DME,VOR, TACAN, MLS, LORAN, DECCA, OMEGA,	7
	Text Books	
1	Skolnik, Merrill Ivan. Introduction to Radar Systems , TMH Special Indian 2007. ISBN: 9780072881387	Edition, 2nd Ed
2	Raju, G. S. N Radar engineering. India, I.K. International Publishing House I ISBN: 9788190694216	Pvt. Limited, 2008.,
3		
4		
	References	
1	Mark A. Rkhards, James A. Scheer, William A. HoIm. Yesdee, Principles Basic Principles –, Scitech Publication, 2013, ISBN: 9781613532010	of Modem Radar:
2	Radar Principles. India, Wiley India Pvt. Limited, 2007., ISBN: 978812651527	71
3		
4		
	Useful Links	
1	www.Nptel.ac.in	
2	https://ocw.mit.edu/resources/res-ll-001-introduction-to-radar-systems	
3	www.radartutorial.eu/index.en.html	
4		

	CO-PO Mapping													
		Programme Outcomes (PO)											PS	50
	1	1 2 3 4 5 6 7 8 9 10 11 12										1	2	
CO1	3													
CO2	3													
CO3		3												2
CO4			3											
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO of the course must map to at least one PO.														

			Wa	Ichand College (Government Aid	0	0, 0	
				,	2022-23	,	
				Course	e Information		
Progra	amme	I	B.Tec	h. (Electronics Engi	neering)		
Class,	Semester	I	Final	Year B. Tech Sem V	/III		
Cours	e Code	5	5EN4	34			
Cours	e Name	I	Profes	sional Elective7- D	ata Analytics		
Desire	d Requisit	es: I	Data s	tructures, Probabilit	y and statistics		
		!					
Т	eaching So	cheme			Examinatio	on Scheme (Marks)	
Lectur	re	3		MSE	ISE	ESE	Total
	I	Hrs/wee	ek				
Tutori	ial	-		30	20	50	100
Practi	cal	-					
Intera	ction	-			(Credits: 3	
					se Objectives		
1				tal algorithms and to			
2				e learning and data 1			1
<u>3</u> 4	Learn Teo	chnolog	gical a	ispects like data mai	nagement, scala	able computation and visu	lalization
4			Cour	se Outcomes (CO)	with Bloom's	Taxonomy Level	
At the	end of the			tudents will be able			
CO1	1			ful pattern in data			Understand
CO2	Graphic		-		-		Analyze
CO3			-	lytic algorithms			Apply
CO4	-			port systems			Evaluate
	1		-	1 7			
Modu	-				Contents		Hours
				and Analysis Techn	-		
Ι				U U		of Measurement, Data	7
				ndexing, Introductio	n to statistical	learning	
		iptive S					
II			centra	l tendency, Measure	es of location of	f dispersions, Practice and	6
	analys		ook*	anog .			
III		tical Te		-	unothesis cons	ration and testing, Chi-	7
111		e test, t-		inques, statistical II	ypomesis gene	anon and testing, Chi-	'
TT 7				is of Data:			-
IV				ce, Correlation analy	vsis, Maximum	likelihood test	7
				iniques:			
V	Regres	ssion ar	nalysi	s, Classification tecl	hniques, Cluste	ring Association rules	7
	analys						
			-	projects:			
VI				iness scenarios Feat			6
	Scalat	ne and	paran	el computing, Sensi	uvity Analysis		
<u> </u>	I						1
				Те	ext Books		
1					Sharon L. Mye	rs and Keying Ye, "Proba e Hall Inc.	bility &
2	G James	s, D. W	Vitten		Tibshirani," A	An Introduction to Stati	stical Learning:
	l wim uh	meano	, no m	1, 5pmger, 2013			

Course Contents for B. Tech. Programme, Department of Electronics Engineering, AY2022-23

3	
4	
	References
1	Anna Maria Paganoni and Piercesare Secchi, Advances in Complex Data Modeling and
1	Computational Methods in Statistics, Springer, 2013
2	Mohammed J. Zaki, Wagner Meira, Data Mining and Analysis, Cambridge, 2012
3	
4	
	Useful Links
1	https://www.educba.com/data-science/data-science-tutorials/data-analytics-basics/
2	https://datacrunchcorp.com/data-analytics-tutorial-for-beginners/
3	
4	

					С	O-PO	Mapp	ing						
		Programme Outcomes (PO)											PS	50
	1	1 2 3 4 5 6 7 8 9 10 11 12										1	2	
CO1		2												
CO2			2											2
CO3					2									
CO4													2	
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO of the course must map to at least one PO.														

			Wa	alchand College (Government Aid								
				1	2022-23	····· ,						
				Course	e Information							
Progra	amme		B.Tec	ch. (Electronics Engi	neering)							
Class,	Semest	er	Final	Year B. Tech Sem V	/III							
Cours	e Code		5EN4	35								
Cours	e Name		Profe	essional Elective 8: S	Satellite Comn	nunication						
Desire	ed Requi	sites:	Com	nunication Engineer	ing							
Т	eaching	Schem	e		Examinatio	on Scheme (Marks)						
Lectur	re	3 Hrs/w	reek	MSE	ISE	ESE	Total					
Tutori	ial	-		30	20	50	100					
Practi	cal	-			1							
Intera	ction	-			C	Credits: 3						
		·										
				Cours	se Objectives							
1					<u> </u>	ite communication prir						
2						gn of satellite with a de						
3	commu	inication	1			mechanics and launch		llite				
4	To pro	vide bet		erstanding of multip rse Outcomes (CO)		ns and earth station tec	chnology					
At the	end of t	ne cours		students will be able		Taxonomy Level						
				ommunication princi			Understa	and				
CO1					1							
CO2		link des					Apply	'				
CO3	Design	various	satelli	te applications			Apply	r				
Modu	ıle			Module	Contents		Hours	S				
Ι	of Apj and	satellite plication Elevati	Com ns, Orb on, Co	munication, Satellite	e Frequency E ity, effects of Or int Range, Eclip	escription: A Brief hist Bands, Satellite Syste rbital Inclination, Azim pse, Orbital Perturbatio	ems, nuth 6					
Π	Mo Att sub Equ Sat rati	dule 2: itude au system, iipment ellite Li o, Basic	Satell nd Orl Powe nk: Ba	ite Sub-Systems: pit Control system, r systems, Commu sic Transmission The Analysis, Interference	TT &C subs nication subsy eory, System Ne e Analysis, Des	system, Attitude Con stems, Satellite Ante oise Temperature and o sign of satellite Links for Link Budget.	nna G/T					
III	Mo Intr Ion	specified C/N, (With and without frequency Re-use), Link Budget.Module 3: Propagation effects:Introduction, Atmospheric Absorption, Cloud Attenuation, Tropospheric and lonospeheric Scintillation and Low angle fading, Rain induced attenuation, rain induced cross polarization interference.6										
IV	Fre C/N Stru Ass	quency J, Time ucture, signmen	DivisIo Divis Satell t Mult	sion Multiple Acces ite Switched TD	ss (TDMA) – MA, On-boar A) — Types	modujation Calculation Frame Structure, B d Processing, Dem of Demand Assignm on and Reception.	urst 6 and					

••	Module 5: Earth Station Technology:	_
V	Transmitters, Receivers, Antennas, Tracking Systems, Terrestrial Interface,	6
	Power Test Methods, Lower Orbit Considerations	
	Module 6: Satellite Navigation and GPS Systems: Radio and Satellite	
	Navigation, GPS Position Location Principles, GPS Receivers, GPS C/A Code	-
VI	Accuracy, Differential GPS.	6
	Text Books	
1	Roddy, Dennis. Satellite communications. India, McGraw-Hill Education,	2006, ISBN:
1	9780071462983	
	Bostian, Charles W., and Pratt, Timothy. Satellite Communications. United Kingdon	n, Wiley, 2019,
2	ISBN: 978-1-119-48217-8	
3		
4		
	References	
1	Richharia, Madhavendra, "Satellite Communication Systems: Design Principles", Un	nited Kingdom,
1	Macmillan Education, Limited, 2017., ISBN: 9781349149643	
_	Rao, K. N. Raja. "Fundamentals of Satellite Communication" India, Prentice Hall	of India, 2004,
2	ISBN: 9788120324015	
3		
4		
	Useful Links	
1	https://www.tutorialspoint.com/satellite_communication/satellite_communication_li	
2	https://www.itu.int/en/ITU-R/space/workshops/2016-small-sat/Documents/Link_bud	lget_uvigo.pdf
3		
4		

CO-PO Mapping															
		Programme Outcomes (PO)												PSO	
	1	1 2 3 4 5 6 7 8 9 10 11 12 1 2													
CO1	3														
CO2	3		3												
CO3			3											2	
CO4	CO4														
The streng	The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	of the	course	must r	nap to	at leas	t one P	Ю.								

Walchand College of Engineering, Sangli (Government Aided Autonomous Institute)									
AY 2022-23									
Course Information									
B.Tech. (Electronics Engineering)									
Final Year B. Tech. Sem VIII									
5EN436									
Course Name Professional Elective 8- Internet of Things									
Desired Requisites: Sensors and Instrumentation, Embedded System									
-									

Teaching	g Scheme	Examination Scheme (Marks)								
Lecture 3		MSE	ISE	ESE	Total					
	Hrs/week									
Tutorial	-	30	20	50	100					
Practical	-		·	· · · · · · · · · · · · · · · · · · ·						
Interaction	-		Cr	edits: 3						

	Course Objectives									
1	To provide understanding of the Internet of Things concepts.									
2	To demonstrate various IoT communication protocols.									
3	To understand applications of Internet of Things and its usefulness for society.									
4										
	Course Outcomes (CO) with Bloom's Taxonomy Level									
At the	end of the course, the students will be able to,									
CO1	Explain IoT building blocks	Understand								
CO2	Compare various IoT connectivity and communication technologies	Analyze								
CO3	Design applications for solution building in IoT domain	Apply								

Module	Module Contents	Hours								
Ι	Overview of Internet of Things : Introduction of IoT, Network Configuration and addressing, IoT sensors and actuators									
II	Connectivity and Communication Technologies for IoT : IEEE 802.15.4, 6LowPAN, RFID, WiFi, Bluetooth, Zigbee, Wireless HART for IoT, MQTT, CoAP, XMPP, AMQP	8								
III	Sensor networks :Target tracking, MWSN, UWSN, Stationary and Mobile WSN, UAV Networks	8								
IV	Machine to Machine Communication : M2M Features, Node types, Ecosystem, various M2M platforms	6								
V	Sensor Cloud : Limitations of WSN, Architecture, workflow, target tracking, Localization Techniques, LoRaWAN Protocol ,virtual sensor, caching in sensor cloud, performance, pricing	6								
VI	IoT Applications : Smart cities, Smart Homes, Smart Agriculture, Smart Energy, Smart vehicles	6								
	Text Books									
	Introduction to Industrial Internet of Things and Industry 4.0" Sudip Misra, Chang nandarup Mukherjee 2021	<u>dana Roy</u> ,								
2										
3										

5	
	References
1	D.E. Comer "Internetworking with TCP/IP", Vol. I (4th Edition), II, III (PHI)
2	"Internet of Things Applications and Protocols", Wiely publication 2nd Ed.
3	William Stallings "Foundations of Modern Networking : SDN, NFV, QoE, IoT and Cloud" Pearson Education
	·

	Useful Links
1	https://onlinecourses.nptel.ac.in/noc21_cs17/preview
2	

CO-PO Mapping														
	Programme Outcomes (PO)												PSO	
	1	1 2 3 4 5 6 7 8 9 10 11 12												2
CO1			3										2	
CO2			3											2
CO3	2													3
CO4														
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High														
Each CO	Each CO of the course must map to at least one PO.													