

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

Programme	B. Tech. (Electronics Engineering)
Class, Semester	Final Year B. Tech., Sem.VII
Course Code	5EN401
Course Name	Power Electronics and Drives
Desired Requisites:	Basic Electrical Engineering, Circuit Theory

Teaching Scheme		Examination Scheme (Marks)			
Lecture	3 Hrs/week	MSE	ISE	ESE	Total
Tutorial	-	30	20	50	100
Practical	-				
Interaction	-				

Credits: 3

## Course Objectives

1	<b>Explain</b> the working of modern power semiconductor devices and their applications.
2	<b>Explain</b> the working of power converter circuits like controlled rectifier, inverter, AC voltage controller and chopper and provide the knowledge of performance parameters of converters in the analysis of their performance.
3	<b>Explain</b> the use of different power control techniques like converters, choppers, inverters and cycloconverters to control the speed of DC motors and Induction motors.
4	<b>Illustrate</b> to choose an appropriate power electronic circuit and a power semiconductor device while designing an electrical power control system.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

CO1	<b>Explain</b> the working of power semiconductor devices such as SCR, GTO, Power MOSFET and IGBT.	Understand
CO2	<b>Analyze</b> the performance of controlled rectifiers, DC to DC converters, Inverters, AC to AC converter.	Analyze
CO3	<b>Evaluate</b> the performance parameters of controlled rectifier, DC to DC converter, DC to AC converter and AC to AC converter.	Evaluate
CO4	<b>Analyze</b> the speed control techniques/ methods for AC and DC motors.	Analyze

Module	Module Contents	Hours
I	<b>Power Semiconductor Devices</b> SCR (Silicon Controlled Rectifier): two transistor model, protection circuits, series and parallel operation of SCR, triggering and commutation circuits; GTO, TRIAC, DIAC, Power Diode, Power BJT, Power MOSFET, IGBT.	7
II	<b>Phase Controlled Rectifiers</b> Single phase half and full wave controlled rectifier with R and RL load, Single phase half controlled (semiconverter) and fully controlled bridge rectifier. Three phase half wave controlled rectifier with resistive load, three phase half controlled and fully controlled bridge rectifier with R and RL load; Calculation of performance parameters of line commutated converters: Fourier analysis; effect of source impedance on the performance of controlled rectifiers.	9
III	<b>Inverters and AC voltage Controllers</b> Single phase half and full bridge inverter using transistor/MOSFET/IGBT, performance parameters, Fourier analysis of inverter output voltage; Three phase bridge inverter- 120° and 180° conduction mode; PWM inverters; Series and Parallel resonant inverter. AC voltage controllers: single phase and three phase AC voltage controllers; Cycloconverters: single phase to single phase, three phase to single phase, three phase to three phase cycloconverter.	8
IV	<b>DC to DC converters</b> Choppers: principles of operation, control strategies: TRC, current limit control; types of chopper, step up chopper, multiphase chopper; SMPS.	4

(SKP)  
S.  
MODEL

V	<b>D.C. Motor Control</b> Equivalent circuit, speed torque characteristics (separately excited and series motor), operating modes, single phase and three phase controlled rectifier fed drives; four quadrant drive-single phase and three phase dual converter; Chopper-fed DC drive.	6
VI	<b>A.C. Motor Control</b> Equivalent circuit, speed torque characteristics, speed control methods-stator voltage control, rotor voltage control, frequency control, stator voltage and frequency control (V/F); Vector Control.	6

#### Text Books

1	M. D. Singh & K. B. Khanchandani, "Power Electronics", Second Edition, Tata McGraw-Hill Publishing Company Ltd., New Delhi, 2007.
2	M.H. Rashid, "Power Electronics: Circuits, Devices & Applications", Third Edition, PHI, New Delhi, 2008.
3	P. S. Bimbhra, "Power Electronics", Third Edition, Khanna Publishers, 2004.
4	

#### References

1	P. C. Sen, "Power Electronics", First Edition, Tata McGraw Hill Publishing Company Ltd, 2008.
2	V. R. Moorthi, "Power Electronics-Devices, Circuits and Industrial Applications", Oxford University Press, 2010.
3	Ned Mohan, T. M. Undeland, W. P. Robbins, "Power electronics-Converters, Applications and Design", Third Edition, John Wiley and Sons Inc., 2003.
4	

#### Useful Links

1	<a href="https://nptel.ac.in/courses/108/105/108105066/#">https://nptel.ac.in/courses/108/105/108105066/#</a>
2	<a href="https://nptel.ac.in/courses/108/108/108108077/">https://nptel.ac.in/courses/108/108/108108077/</a>
3	<a href="https://nptel.ac.in/courses/108/102/108102145/">https://nptel.ac.in/courses/108/102/108102145/</a>
4	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	2															
CO2	2	3	1											2		
CO3	2	3														
CO4		2	2											2		

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>		B.Tech. (Electronics Engineering)			
<b>Class, Semester</b>		Final Year B. Tech., Sem VII			
<b>Course Code</b>		5EN404			
<b>Course Name</b>		Real Time Operating System			
<b>Desired Requisites:</b>		C programming , Embedded System Design			
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	- Hrs/week	30	20	50	100
		<b>Credits: 3</b>			
<b>Course Objectives</b>					
<b>1</b>	To make students familiar with installation and use of the Linux/ Embedded Linux operating system.				
<b>2</b>	To give exposure for Embedded Linux boards as per the industry trends				
<b>3</b>	To explain /demonstrate services provided by RTOS and their usage				
<b>4</b>	To illustrate/demonstrate how to design of applications using RTOS.(uCOS-II)				
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	Illustrate various OS, Linux commands ,Embedded Linux Board and concepts of RTOS				Understand
<b>CO2</b>	Write program/ problem/ situation by applying the knowledge acquired in Linux/ RTOS				Apply
<b>CO3</b>	Design the tasks and their interactions by using appropriate RTOS services for multitasking based (RTOS based) embedded system				Create
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	Introduction to Operating System: Introduction to OS, Types of OS, Comparison of different OS, Linux Distributions, Linux architecture, Linux Kernel, File Systems, Shell utility, Installation and Configuration of Linux, Basic commands of Linux, Application programming in Linux, multfile programming				7
II	Introduction to Embedded Linux : Embedded Linux introduction, Why Embedded Linux? Linux vs. Embedded Linux, Components of Embedded Linux Systems, , Embedded Linux Boot flow Process, Embedded Linux Boards- Raspberry Pi /Beagle Bone, Raspberry Pi / Beagle Bone - OS installation and configuration, Facilities in Embedded Linux Boards used in Industry/Market				7
III	Introduction to Real-time OS and Real Time system contents RTOS Introduction, Foreground/Background Systems, Pre-emptive and Non-Pre-emptive Kernels, Priority inversion, Deadlock				6
IV	Task Management in RTOS: Task structure, RTOS initialization, Task stack, Task states and task state transitions. Creating and deleting a task, Task priority, Case studies of task-based applications				7

V	Time and Event management in RTOS Clock tick, delaying a task, resuming the delayed task, getting system time, case study of application based on time management	7
VI	Intertask Communication in RTOS Need of Intertask communication, Semaphore, Mailbox, Queues in RTOS. Internals of RTOS for managing tasks and Intertask communication, Case study of RTOS applications.	6

#### Textbooks

1	“Mastering Embedded Linux Programming”, Second Edition, Chris Simmonds.
2	“MicroC OS II: The Real Time Kernel” Jean J. Labrosse, CMP books publication ISBN: 978-1578201037
3	“Simple Real-time Operating System: A Kernel,” Chowdary Venkateswara Amazon, ISBN: 978-1425117825
4	“Real-Time Concepts for Embedded Systems,” Qing Li, Caroline Yao Elsevier ISBN: 978-1578201242

#### References

1	<a href="https://www.engineersgarage.com/embedded-linux-tutorial-basics/">https://www.engineersgarage.com/embedded-linux-tutorial-basics/</a>
2	“Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux” first Edition, Derek Molloy
3	<a href="https://freertos.org/Documentation/161204_Mastering_the_FreeRTOS_Real_Time_Kernel_A_Hands-On_Tutorial_Guide.pdf">https://freertos.org/Documentation/161204_Mastering_the_FreeRTOS_Real_Time_Kernel_A_Hands-On_Tutorial_Guide.pdf</a>
4	www.micrium.com for uCOS-II related documents, tutorials, downloads.

#### Useful Links

1	<a href="https://www.linux.org/">https://www.linux.org/</a>
2	www.nxp.com for processor specific documents.
3	www.NPTEL.org for OS and RTOS related video courses

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>		3												2
<b>CO3</b>			2											2
<b>CO4</b>														

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.  
MSE shall be typically on modules 1 to 3.  
ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.  
ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.  
For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

## Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

**AY 2023-24**

### Course Information

<b>Programme</b>	B. Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech., Sem.VII
<b>Course Code</b>	5EN403
<b>Course Name</b>	Humanities -4 Legal, IPR, Safety
<b>Desired Requisites:</b>	

Teaching Scheme		Examination Scheme (Marks)			
<b>Lecture</b>	1 Hrs/Week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	15	10	25	50
<b>Practical</b>	-				
<b>Interaction</b>		<b>Credits: 1</b>			

### Course Objectives

<b>1</b>	To introduce the students about Legal, IPR, Safety laws.
<b>2</b>	To disseminate knowledge on patents, patent regime in India and abroad and registration aspects.
<b>3</b>	To be aware about current trends in IPR and Govt. steps in fostering IPR.
<b>4</b>	

### Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Understand about Indian industry Legal, IPR, Safety laws	Understand
<b>CO2</b>	Interpret patent and copyright in innovative research work.	Apply
<b>CO3</b>	Illustrate the importance of Indian industry Legal, IPR, Safety laws	Analyze
<b>CO4</b>		

Module	Module Contents	Hours
I	Overview of Bureau of Indian Standards Act of 1986	2
II	The Right to Information Act of 2005, In order to promote public education and public safety	2
III	Intellectual Property, Patents, Copyrights, Trademarks,	3
IV	Other forms of IP, Current Contour,	3
V	The Factories Act, 1948, The Mines Act, 1952,	2
VI	The Dock Workers (Safety, Health & Welfare) Act, 1986.	1

### Text Books

1	Nithyananda, K V. (2019). Intellectual Property Rights: Protection and Management. India, IN: Cengage Learning India Private Limited.
2	D.S. S. Ganguly and C S Changeriya Labor & Industrial Acts & Laws (Safety Management)
3	
4	

5	
<b>References</b>	
1	Ahuja, V K. (2017). Law relating to Intellectual Property Rights. India, IN: Lexis Nexis
2	
3	
4	
<b>Useful Links</b>	
1	Cell for IPR Promotion and Management ( <a href="http://cipam.gov.in/">http://cipam.gov.in/</a> )
2	<a href="https://law.resource.org/pub/in/bis/manifest.med.html">https://law.resource.org/pub/in/bis/manifest.med.html</a>
3	World Intellectual Property Organization ( <a href="https://www.wipo.int/about-ip/en/">https://www.wipo.int/about-ip/en/</a> )
4	Office of the Controller General of Patents, Designs & Trademarks ( <a href="http://www.ipindia.nic.in/">http://www.ipindia.nic.in/</a> )
5	<a href="https://labour.gov.in/industrial-safety-health">https://labour.gov.in/industrial-safety-health</a>

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>								1					1	1
<b>CO2</b>									2					2
<b>CO3</b>							1						2	
The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High Each CO of the course must map to at least one PO.														

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

Programme	B. Tech. (Electronics Engineering)
Class, Semester	Final Year B. Tech., Sem. VII
Course Code	5EN451
Course Name	Power Electronics and Drives Lab
Desired Requisites:	Basic Electrical Engineering, Circuit Theory

Teaching Scheme		Examination Scheme (Marks)			
Lecture	-	LA1	LA2	ESE	Total
Tutorial	-	30	30	40	100
Practical	2 Hrs/Week				
Interaction	-	Credits: 1			

## Course Objectives

1	<b>Explain</b> the V-I characteristics of power semiconductor devices and their use as a switch.
2	<b>Demonstrate</b> the operating and handling procedure (i.e. safety measures) of power electronic experimental set ups.
3	<b>Explain</b> the need of isolating power circuit ground and control circuit ground (use of Powerscope or isolation transformer) during observation of waveforms and measurement of input and output voltage of a power electronic circuit i.e. controlled rectifier, inverter and chopper.
4	<b>Demonstrate</b> the use of simulation software (PSIM, MATLAB, PSPICE) in the analysis and design of power electronic circuits /systems.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

CO1	<b>Experiment with</b> power semiconductor devices and plot its V-I characteristics.	Understand
CO2	<b>Build and test</b> power electronic circuits (controlled rectifiers, inverters, choppers)	Apply
CO3	<b>Analyze</b> the performance power electronic circuits (controlled rectifiers, inverters, choppers)	Analyze
CO4	<b>Examine and compare</b> speed control techniques/ methods for AC and DC motors.	Analyze

## List of Experiments / Lab Activities

The primary objective of this laboratory is to impart the practical knowledge of power electronic circuits for the conversion and control of electrical energy. This laboratory course develops a basic foundation for analysis, design, test, and control of power electronics converters by experimentation and simulation.

### List of Experiments: (Minimum 8 experiments)

1. Study of power semiconductor devices: SCR, Power MOSFET, IGBT.
2. SCR triggering circuits: R, RC, and UJT
3. Single phase half controlled bridge rectifier.
4. Single phase fully controlled bridge rectifier.
5. Single phase transistorized inverter.
6. Single phase to Single phase Cycloconverter.
7. Design and implementation of a Type-A chopper (Power MOSFET based) circuit.
8. Single/ Three phase controlled rectifier fed DC drive.
9. Chopper fed DC drive.
10. Three phase induction motor drive.
11. Four quadrant DC drive (Dual converter).
12. Speed control of brushless DC motor.
13. Simulation of Controlled Rectifier and Three Phase Inverter Circuit using MATLAB/ PSIM.

## Text Books

1	M.H. Rashid, "Power Electronics: Circuits, Devices & Applications", Third Edition, PHI, New Delhi, 2008.
---	--

2	M. D. Singh & K. B. Khanchandani, “ <i>Power Electronics</i> ”, Second Edition, Tata McGraw-Hill Publishing Company Ltd., New Delhi, 2007.
3	V. R. Moorthi, “ <i>Power Electronics: Devices, Circuits and Industrial Applications</i> ”, Oxford University Press, 2010.
4	
<b>References</b>	
1	D. R. Grafham, J. C. Hey, “ <i>SCR Manual</i> ”, Fifth Edition, General Electric, New York, 1972.
2	<a href="https://www.powersimtech.com/wp-content/uploads/2021/01/PSIM-User-Manual.pdf">https://www.powersimtech.com/wp-content/uploads/2021/01/PSIM-User-Manual.pdf</a>
3	
4	
<b>Useful Links</b>	
1	<a href="https://powersimtech.com/products/psim/capabilities-applications/">https://powersimtech.com/products/psim/capabilities-applications/</a>
2	<a href="https://in.mathworks.com/solutions/power-electronics-control/power-electronics-simulation.html">https://in.mathworks.com/solutions/power-electronics-control/power-electronics-simulation.html</a>
3	<a href="https://www.plexim.com/products/plecs">https://www.plexim.com/products/plecs</a>
4	

<b>CO-PO Mapping</b>															
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
<b>CO1</b>	1			3											
<b>CO2</b>				3	3									2	
<b>CO3</b>		1		3	3									2	
<b>CO4</b>	1			3	2										

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

<b>Assessment</b>				
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.				
Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 6 Marks Submission at the end of Week 6	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 7 to Week 12 Marks Submission at the end of Week 12	30
Lab ESE	Lab activities, attendance, journal	Lab Course Faculty	During Week 15 to Week 18 Marks Submission at the end of Week 18	40
Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.				



# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

<b>Programme</b>	B.Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech., Sem VII
<b>Course Code</b>	5EN452
<b>Course Name</b>	Real Time Operating System Lab
<b>Desired Requisites:</b>	Theory/Lab Courses with C programming, Microcontroller Peripherals and Interfacing, Embedded System Design.

Teaching Scheme		Examination Scheme (Marks)			
<b>Practical</b>	2 Hrs/ Week	<b>LA1</b>	<b>LA2</b>	<b>Lab ESE</b>	<b>Total</b>
<b>Interaction</b>	- Hrs/ Week	30	30	40	100
<b>Credits: 1</b>					

## Course Objectives

<b>1</b>	To learn system Architecture, configuration and Programming for Embedded Linux Based System.
<b>2</b>	To facilitate students to gain practical experience of RTOS and services provided by it.
<b>3</b>	To help students to co-relate the RTOS theory with the RTOS implementation.
<b>4</b>	To provide exposure to industry applications and facilitate for writing applications using Linux and RTOS.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Installation of OS Process and write programs / scripts for Embedded Linux Board.	Apply
<b>CO2</b>	Verify the RTOS fundamentals, through illustrative programs and demonstrate usage of task, time, and event management, Intertask communication using a simulator. (Programming skill, Modern Tools)	Analyze
<b>CO3</b>	Implement a given logic as an RTOS based application. Create document of the same and demonstrate using simulation tools. (Programming skill, Independent and teamwork, Modern Tools)	Create

## List of Experiments / Lab Activities/Topics

### List of Topics(Applicable for Interaction mode ):

#### List of Lab Activities:

1. Experiments to revise an Embedded System Design
2. Experiment to study Linux distribution installation, configuration and basic commands of it.
3. Experiment to study configuration for an Embedded Linux Board.
4. Experiment to access GPIO of an Embedded Linux Board to control components / devices interfaced to it.
5. Demonstration of RTOS based application in keil micro vision
6. Writing of RTOS based application .
7. Finding the type of kernel for a given RTOS (Pre-emptive or Non-pre-emptive)
8. Semaphore for managing shared resource and task synchronization
9. Demonstration of Clock tick and its effect of event timing in RTOS based systems.
10. Semaphore for event synchronization
11. Using mailbox facility in RTOS
12. Using queue facility in RTOS
13. Avoiding deadlock in RTOS

## Textbooks

1	"Mastering Embedded Linux Programming", Second Edition, Chris Simmonds.
---	---

2	“Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux” first Edition, Derek Molloy
3	“MicroC OS II: The Real Time Kernel” Jean J. Labrosse, CMP books publication ISBN: 978-1578201037
4	RTOS Lab Manual
<b>References</b>	
1	<a href="https://www.engineersgarage.com/embedded-linux-tutorial-basics/">https://www.engineersgarage.com/embedded-linux-tutorial-basics/</a>
2	www.micrium.com for uCOS-II related documents, tutorials, downloads.
3	<a href="https://www.freertos.org/Documentation/RTOS_book.html">https://www.freertos.org/Documentation/RTOS_book.html</a>
4	<a href="#">Everything You Need to Know about RTOS (pdf book) by Silabs</a>
<b>Useful Links</b>	
1	<a href="https://www.linux.org/">https://www.linux.org/</a>
2	<a href="https://www.raspberrypi.org/">https://www.raspberrypi.org/</a>
3	<a href="http://www.highintegritysystems.com/rtos">www.highintegritysystems.com/rtos</a> for RTOS tutorials
4	<a href="https://www.youtube.com/watch?v=ECEvUEkSSLg">https://www.youtube.com/watch?v=ECEvUEkSSLg</a> for videos by Renesas Inc.

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>		3												
<b>CO2</b>			3										2	
<b>CO3</b>				2					2					2

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO, and preferably to only one PO.

<b>Assessment</b>				
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%				
Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40
Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.				

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

Programme	B. Tech. (Electronics Engineering)
Class, Semester	Final Year B. Tech. Sem. VII
Course Code	5EN446
Course Name	Project-I
Desired Requisites:	Mini-Project

Teaching Scheme		Examination Scheme (Marks)			
Lecture		LA1	LA2	ESE	Total
Tutorial	-	30	30	40	100
Practical	6 Hrs/Week				
Interaction	-	Credits: 3			

## Course Objectives

1	<b>Explain</b> to survey and study the published literature on the assigned/ selected topic. The topic may be chosen from the problem assigned by the industry. The chosen topic may provide a solution to the electronics industry problem/ solution to societal needs.
2	<b>Explain</b> the use of methods/ methodology/ procedures/ software tools to carry out preliminary <b>Analysis/ Modelling/ Simulation/ Experiment/ Design</b> . It is expected to find out the feasibility of the project.
3	<b>Illustrate</b> the guidelines to write and <b>organize</b> the project report based on the study conducted for presentation to the department.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

CO1	<b>Explain</b> the purpose of the project and conceptual idea behind the project.	Understand
CO2	<b>Analyze</b> the journal/ conference/ research papers/ magazine articles and present the comparative study of similar work done by others.	Analyze
CO3	<b>Propose</b> a research problem/ problem undertaken as project-work and present it in a clear and distinct manner through different <b>design techniques</b> which meets the desired objectives of the project-work.	Create
CO4	Prepare <b>and Organize</b> written report on the study conducted/part of project-work (simulations/ technical design) completed for presentation before the department committee.	Apply

## List of Experiments / Lab Activities

The objective of Project-I is to enable the student to take up investigative study in the broad field of Electronics Engineering, either fully theoretical/practical or involving both theoretical and practical work to be assigned by the Department on an individual basis or three/five students in a group, under the guidance of a Supervisor from the Department alone or jointly with a Supervisor/ Mentor from Industry. This is expected to provide a good initiation for the student(s) in R&D work.

The Projects may be chosen from the following areas/domains, but not limited to:

- Embedded Systems/ VLSI Design
- Electronic Communication Systems
- Biomedical Electronics
- Power Electronics/ Electric Vehicles
- Robotics and Mechatronic Systems
- Artificial Intelligence and Machine Learning
- Applications of Electronics to Agriculture

Assessment: A demonstration and oral examination on the Project-I shall be conducted at the end of the semester.

## Text Books

1	Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to topic selected for the project-work.
2	
3	
4	
<b>References</b>	
1	Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to topic selected for the project-work.
2	
3	
4	
<b>Useful Links</b>	
1	<a href="https://ieeexplore.ieee.org">https://ieeexplore.ieee.org</a>
2	<a href="https://www.sciencedirect.com">https://www.sciencedirect.com</a>
3	<a href="https://www.elsevier.com">https://www.elsevier.com</a>
4	

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3					3	2			2			2	2
<b>CO2</b>		3		3									3	3
<b>CO3</b>			3		2								3	3
<b>CO4</b>							2	3	3	3	2	2	2	2

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

<b>Assessment</b>				
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.				
Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 6 Marks Submission at the end of Week 6	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 7 to Week 12 Marks Submission at the end of Week 12	30
Lab ESE	Lab activities, attendance, journal	Lab Course Faculty	During Week 15 to Week 18 Marks Submission at the end of Week 18	40
Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.				

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

<b>Programme</b>	B. Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech., Sem.VII
<b>Course Code</b>	5EN455
<b>Course Name</b>	Humanities -3 Project Management
<b>Desired Requisites:</b>	

Teaching Scheme		Examination Scheme (Marks)			
Lecture		LA1	LA2	ESE	Total
Tutorial	-	15	15	20	50
Practical	-				
Interaction	1 Hrs/Week	Credits: 1			

## Course Objectives

1	To prepare the students to manage projects by exploring both technical and managerial challenges and preparing the budget.
2	To make aware the students about leadership and ethical qualities in dealing with real life project
3	To induce qualities for working in interdisciplinary and cross functional teams with effective Communication skills, economical and managerial challenges and commercial management.
4	

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

CO1	Grasp and perceive the project activities with respect to resources required and the constraint for feasibility or completion within time	Understand
CO2	Estimate and prepare budget for project completion, Understand commercial management	Analyze
CO3	Figure out and schedule the project and assess for controlling critical path networks	Evaluate
CO4		

Module	Module Contents	Hours
I	Introduction to Project Management.	2
II	Project Cost, Planning, feasibility, risk.	2
III	Critical Path Networks - Principles of Resource Scheduling.	2
IV	Executing and Controlling.	2
V	Commercial Management and various regulations.	2
VI	Study and use of software related to Project Management System.	3

## Text Books

1	Dennis Lock , Project Management - Gower Publishing Limited, 2013
2	Samuel J. Mantel, Jr., Jack R. Meredith, Scott M. Shafer, Margaret M. Sutton , Project Management in Practice - JOHN WILEY & SONS, INC., 2011
3	B.C. Punmia and Khandelwal, Project Planning and Control with PERT and CPM, Lakshmi Publications Pvt. Ltd., 2001
4	HoraldKerzner, Project Management: A systems approach to planning, scheduling and controlling, John Wiley & Sons Inc., 2009
5	The factories act 1948 – Government of India 6. Meri Williams , The Principles of Project Management By – SitepointPvt Ltd., 2008

## References

1	K. Nagarajan, Project Management, New Age Int., 2nd ed. 2004.
2	B.M.Naik, Project Management-Scheduling and Monitoring by PERT/CPM, 1984
3	William R Duncan, A guide to the project management body of knowledge, PMI Publications, 1996
4	
<b>Useful Links</b>	
1	<a href="https://www.apm.org.uk/resources/what-is-project-management/">https://www.apm.org.uk/resources/what-is-project-management/</a>
2	<a href="https://www.projectmanager.com/project-management">https://www.projectmanager.com/project-management</a>
3	
4	

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>								1					1	1
<b>CO2</b>									2					2
<b>CO3</b>							1						2	

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>	B.Tech. (Electronics Engineering)				
<b>Class, Semester</b>	Final Year B. Tech., Sem VII				
<b>Course Code</b>	5EN414				
<b>Course Name</b>	Professional Elective 5-Microwave Engineering				
<b>Desired Requisites:</b>	Communication Engineering				
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-Hrs/week	30	20	50	100
		<b>Credits: 3</b>			
<b>Course Objectives</b>					
<b>1</b>	To understand the theoretical principles underlying microwave devices and networks				
<b>2</b>	To introduce the various types of transmission lines and to discuss the losses associate				
<b>3</b>	To instill knowledge on the properties of various microwave components				
<b>4</b>	To deal with the microwave generation and microwave measurement techniques				
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	Classify the microwave frequencies and the waveguides that are used application				Understand
<b>CO2</b>	Examine the active & passive microwave devices & components used in Microwave communication systems				Analyze
<b>CO3</b>	Analyze the operation and working of the various tubes or sources for the transmission of the microwave frequencies				Analyze
<b>CO4</b>	Measure the various microwave parameter using analytical treatment				Evaluate
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Microwave Fundamentals and Electromagnetic field Theory</b> Microwave regions and band designations, microwave devices, applications of microwaves, Interaction between electrons and fields, electron motion in electric, magnetic and electromagnetic field, electromagnetic plane waves				5
II	<b>Microwave Waveguide and Components</b> Rectangular and circular waveguide, TE and TM modes, power transmission and power losses in waveguide, excitation modes in waveguide, microwave cavities, Microwave passive components—Tee junctions, magic tee, couplers, circulators, attenuators, phase shifters, bends, twists, corners, irises, windows. Scattering Matrix Parameters of microwave networks, S-matrix for E-plane Tee junction, S-matrix for H-plane Tee junctions, S-matrix for directional coupler				8
III	<b>Microwave Tubes</b> Limitations of conventional tubes, O and M type classification of microwave tubes, re-entrant cavity, velocity modulation. Types of Tubes, Two cavity Klystron, Reflex Klystron, traveling wave tube amplifier, Magnetron				6
IV	<b>Microwave Solid State Devices</b> Tunnel diode, PIN diode, Gunn diode, LSA diode, Read diode, IMPATT diode, TRAPATT diode, BARITT DIODE, Varactor Diode, solid state ruby laser, semiconductor laser				7

V	<b>Microwave Measurements</b> Measurement devices: Slotted line, Tunable detector, VSWR meter, Power Meter, S-parameter measurement, frequency measurements, Power measurement, Attenuation measurement, Phase shift measurement, VSWR measurement, Impedance measurement, Q of cavity resonator measurement	7
VI	<b>Microwave Strip Lines and Antenna</b> Micro-strip line, Slot line, Parallel strip line, advantages, Horn antenna, Dish Antenna, Micro-strip antenna	6

#### Textbooks

1	Microwave Engineering, 4th Edition, Pozar, D.M., 2011, Wiley (ISBSN - 9781118213636)
2	FOUNDATIONS FOR MICROWAVE ENGINEERING, 2ND ED, By Robert E. Collin, John Wiley & Sons, 2007, (ISBN: 8126515287)
3	RF and Microwave Engineering: Fundamentals of Wireless Communications, Gustrau, F, 2012, Wiley, ISBN - 9781118349571
4	

#### References

1	Microwave and Radar Engineering, By Gottapu Sasibhushana Rao · 2014, Pearson Education India, (ISBN: 9789332540637)
2	Microwave Engineering, Das, A., and Das, S.K., McGraw-Hill, 2000, (ISBN - 9780074635773)
3	Microwave Engineering, S Vasuki and D Helena Margaret, R Rajeswari, McGraw Hill Education (India) Private Limited, ISBN933921949X, 9789339219499
4	

#### Useful Links

1	<a href="https://onlinecourses.nptel.ac.in/noc20_ee91/preview">https://onlinecourses.nptel.ac.in/noc20_ee91/preview</a>
2	
3	
4	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>				3										
<b>CO3</b>				3										
<b>CO4</b>				3										

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.  
MSE shall be typically on modules 1 to 3.  
ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.  
ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.  
For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)



<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>		B.Tech. (Electronics Engineering)			
<b>Class, Semester</b>		Final Year B. Tech., Sem VII			
<b>Course Code</b>		5EN415			
<b>Course Name</b>		Professional Elective 5- TCP IP and Advanced Protocol			
<b>Desired Requisites:</b>		Digital Communication			
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	_Hrs/week	30	20	50	100
		<b>Credits: 3</b>			
<b>Course Objectives</b>					
<b>1</b>	To develop an understanding of computer networking basics				
<b>2</b>	To be exposed to the TCP/IP protocol suite				
<b>3</b>	To develop an understanding of different components of computer networks, various protocols, modern technologies and their applications.				
<b>4</b>	To gain conceptual understanding of Software Defined Networks (SDN)				
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	Design a small TCP/IP Network				Apply
<b>CO2</b>	Identify security issues and suggest suitable solution				Analyze
<b>CO3</b>	Explain concept of cloud and its models.				Understand
<b>CO4</b>	Explain OpenFlow challenges in SDN, and developments in SDN				Understand
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Introduction to Network and Data Link Layer</b> Introduction to Network, Transmission media, Topology, Switching techniques. OSI Model, TCP/IP Model Data Link layer design issues, Logical Link Control, Medium Access Control, Elementary Data link layer protocols, Sliding window protocol , Medium access sub layer- Multiple access protocols.				7
II	<b>Internet Protocol : IPv4 :</b> IP Datagram Formats - Data and Fragmentation - Address Masks- Prefixes- and Subnetworks - Network Address Translation (NAT) - IP Switching and Routing - Local Delivery and Loopbacks - Address Resolution Protocol ICMP.				8
III	<b>Transport Layer protocols</b> UDP and TCP segments, comparison, TCP state flow diagram, TCP flow control, congestion control, error control. TCP Timers.				7
IV	<b>Application Layer protocols:</b> Audio video streaming over IP (RTP, RTCP, SCTP), Application layer protocols, HTTP, SMTP, SNMP, FTP.				6
V	<b>Security:</b> The Need of Security, Security Approaches, Principal of Security, Types of Attacks. Network Security: Brief Introduction to Firewalls, IP Security, Virtual Private Networks (VPN)				6

VI	<b>Cloud Computing and Software Defined Networking(SDN):</b> Business Drivers - Technology Innovations - Basic Concepts and Terminology Cloud Characteristics - Cloud Delivery Models - Cloud Deployment Models. Basics and Open flow, SDN Controller, SDN challenges, SDN and virtualization.	6
----	--	---

#### Textbooks

1	” Computer Networks”, B A Forouzan McGraw Hill Education 2016
2	Software defined Networking, Chuck Black Elsevier 2014
3	
4	

#### References

1	Wayne Tomasi, “Introduction to Data Communication and Networking”, 1/e, Pearson Education .
2	Greg Tomsho, Ed Tittel, David Johnson. “Guide to Networking Essentials”, fifth edition, Thomson India Learning, 2007.
3	
4	

#### Useful Links

1	<a href="https://www.cloudflare.com/en-in/learning/ddos/glossary/tcp-ip/">https://www.cloudflare.com/en-in/learning/ddos/glossary/tcp-ip/</a>
2	<a href="https://networkengineering.stackexchange.com/questions/63278/what-layers-of-the-tcp-ip-model- does-an-sdn-involve">https://networkengineering.stackexchange.com/questions/63278/what-layers-of-the-tcp-ip-model- does-an-sdn-involve</a>
3	
4	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>			2										2	
<b>CO2</b>		2												1
<b>CO3</b>		1												1
<b>CO4</b>	1	1												1

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.  
MSE shall be typically on modules 1 to 3.  
ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.  
ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.  
For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

**AY 2023-24**

## Course Information

<b>Programme</b>	B. Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech., Sem. VII
<b>Course Code</b>	5EN416
<b>Course Name</b>	Professional Elective 5-Analog CMOS IC Design
<b>Desired Requisites:</b>	Digital Electronics, Digital CMOS IC Design

Teaching Scheme		Examination Scheme (Marks)			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	20	50	100
<b>Practical</b>	-				
<b>Interaction</b>	-	<b>Credits: 3</b>			

## Course Objectives

<b>1</b>	To <b>explain</b> the analog circuit concepts based on MOS devices in such a way to develop in students the insight and intuition towards MOS circuits.
<b>2</b>	To <b>organize</b> guest lectures and practical sessions with the help of industry persons.
<b>3</b>	To <b>deliver</b> the tips (or thumb rules) related with design of analog circuits throughout the course.
<b>4</b>	To <b>motivate</b> the students to develop lifelong/ self-learning attitude.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	<b>Analyze</b> MOS device circuits to derive the dependence of various electrical parameters analytically and graphically. (M1)	Analyze
<b>CO2</b>	<b>Develop</b> large signal and small signal models for single stage amplifiers and differential amplifiers using MOS transistors and derive the gain relationships. (M2, M3)	Apply
<b>CO3</b>	<b>Design</b> common source, common gate, common drain amplifier for given specifications. Further recognize their application under various typical situations. (M2, M3)	Design
<b>CO4</b>	<b>Analyze</b> large signal and small signal behaviour of differential amplifiers and compute the differential gain, common mode gain and CMRR. (M3)	Analyze
<b>CO5</b>	<b>Analyze</b> active current mirrors and explain the properties of differential pairs using such circuits as loads. (M5)	Analyze
<b>CO6</b>	<b>Design</b> 2-stage Op-Amp for given specifications. <b>Compute</b> the poles and zeros in the frequency response of the single stage amplifiers using time-constant method (M6)	Design

Module	Module Contents	Hours
I	<b>MOS Device Physics</b> MOS IV Characteristics, Second Order Effects, MOS device models (MOS device capacitance, MOS small signal model) MOS model parameters	8
II	<b>Single Stage Amplifier</b> Part I CS stage with resistance load, diode connected load, current source load, CS stage with source, degeneration,	6
III	<b>Single Stage Amplifier</b> Part II source follower, common-gate stage, Cascode stage, folded cascade, choice of device models.	6
IV	<b>Differential Amplifiers</b> Basic difference pair, differential mode response, common mode response, Differential pair with MOS loads	6
V	<b>Passive and Active Current mirrors</b> Basic current mirrors, Cascode mirrors, active current mirrors.	7
VI	<b>Frequency Response</b> CS stage, Source follower, Common gate stage, Cascode stage and Difference pair. Design of 2-stage operational amplifier	7

**Text Books**

1	Behzad Razavi, “ <i>Design of Analog CMOS Integrated Circuits</i> ”, Second Edition, Tata McGraw-Hill Publishing Company Limited, New Delhi, 2017.
2	
3	
4	

**References**

1	R. Jacob Baker, “ <i>CMOS: Circuit Design, Layout and Simulation</i> ”, Wiley-Inter- science, (2008)
2	Allen, P.E. and Holberg, D.R., “ <i>CMOS Analog Circuit Design</i> ”, Oxford University Press (2002)
3	
4	

**Useful Links**

1	<a href="http://www.vlsi-expert.com">www.vlsi-expert.com</a> ,
2	<a href="http://www.testbench.in">www.testbench.in</a>
3	<a href="http://www.asic-world.com">www.asic-world.com</a>
4	<a href="https://nptel.ac.in/courses/117/101/117101105/">https://nptel.ac.in/courses/117/101/117101105/</a>

**CO-PO Mapping**

	Programme Outcomes (PO)												PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
<b>CO1</b>	2	3												3		
<b>CO2</b>	2	3												3		
<b>CO3</b>			3											3		
<b>CO4</b>	2	3												3		
<b>CO5</b>	2	3												3		
<b>CO6</b>		2	3											3		

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

**Assessment**

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

<b>Programme</b>	B.Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech., Sem VII
<b>Course Code</b>	5EN454
<b>Course Name</b>	Professional Elective 5 -Microwave Engineering Lab
<b>Desired Requisites:</b>	Communication Engineering

Teaching Scheme		Examination Scheme (Marks)			
<b>Practical</b>	2 Hrs/ Week	<b>LA1</b>	<b>LA2</b>	<b>Lab ESE</b>	<b>Total</b>
<b>Interaction</b>	- Hrs/ Week	30	30	40	100
<b>Credits: 1</b>					

## Course Objectives

<b>1</b>	To understand the theoretical principles underlying microwave devices and networks
<b>2</b>	To introduce the various types of transmission lines and to discuss the losses associate
<b>3</b>	To instill knowledge on the properties of various microwave components
<b>4</b>	To deal with the microwave generation and microwave measurement techniques

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Classify the microwave frequencies and the waveguides that are used application	Understand
<b>CO2</b>	Examine the active & passive microwave devices & components used in Microwave communication systems	Analyze
<b>CO3</b>	Analyze the operation and working of the various tubes or sources for the transmission of the microwave frequencies	Analyze
<b>CO4</b>	Measure the various microwave parameter using analytical treatment	Evaluate

## List of Experiments / Lab Activities/Topics

**List of Topics(Applicable for Interaction mode ):****List of Lab Activities:**

List of Experiments:

1. Study of Microwave components and equipment
2. Study of V-I Characteristics of Gunn Diode
3. Reflex Klystron as source and plot its various modes
4. Verification of port characteristics of E-plane tee, H-plane tee & Magictree
5. Verification of port characteristics of Microwave Circulator and isolator, calculation of insertion loss and isolation loss
6. Verification of port characteristics of Directional coupler, calculation of coupling factor, insertion loss and directivity.
7. Power pattern of Horn Antenna
8. Power Patterns of different Antenna like Dipole, Yagi etc.
9. Study of slotted section with probe carriage. Measure the VSWR for various values of terminating impedances (open/short/matched termination).
10. To test and verify Microwave Integrated Circuits using Microstrip trainer kit and finds parameters, and plot the frequency response.

**Textbooks**

1	Microwave Engineering, 4th Edition, Pozar, D.M., 2011, Wiley (ISBN - 9781118213636)
2	FOUNDATIONS FOR MICROWAVE ENGINEERING, 2ND ED, By Robert E. Collin, John Wiley & Sons, 2007, (ISBN: 8126515287)
3	RF and Microwave Engineering: Fundamentals of Wireless Communications, Gustrau, F, 2012, Wiley, ISBN - 9781118349571
4	

**References**

1	Microwave and Radar Engineering, By Gottapu Sasibhushana Rao · 2014, Pearson Education India, (ISBN: 9789332540637)
2	Microwave Engineering, Das, A., and Das, S.K., McGraw-Hill, 2000, (ISBN - 9780074635773)
3	Microwave Engineering, S Vasuki and D Helena Margaret, R Rajeswari, McGraw Hill Education (India) Private Limited, ISBN933921949X, 9789339219499
4	

**Useful Links**

1	<a href="https://onlinecourses.nptel.ac.in/noc20_ee91/preview">https://onlinecourses.nptel.ac.in/noc20_ee91/preview</a>
2	
3	
4	

CO-PO Mapping														
	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>				3										
<b>CO3</b>				3										
<b>CO4</b>				3										

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment				
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%				
Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40
Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.				

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

<b>Programme</b>	B.Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech., Sem VII
<b>Course Code</b>	5EN458
<b>Course Name</b>	Professional Elective 5 Lab TCP IP and Advanced Protocol Lab
<b>Desired Requisites:</b>	Digital Communication, Data Communication

## Teaching Scheme

## Examination Scheme (Marks)

Practical	2 Hrs/ Week	LA1	LA2	Lab ESE	Total
Interaction	- Hrs/ Week	30	30	40	100
<b>Credits: 1</b>					

## Course Objectives

<b>1</b>	To provide understanding of the protocol concepts.
<b>2</b>	To demonstrate PC-PC communication.
<b>3</b>	To understand applications of TCP-IP networking.
<b>4</b>	

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Design basic protocol	Apply
<b>CO2</b>	Compare various communication protocols	Analyze
<b>CO3</b>	Simulate/Design applications for TCP-IP protocol suite.	Create
<b>CO4</b>		

## List of Experiments / Lab Activities/Topics

**List of Topics(Applicable for Interaction mode ):**

### List of Lab Activities:

**Perform/ simulate 8 to 10 experiments on following points**

List of Experiments:

1. Simulate / Implement Data Link Layer protocols
  - a. Stop and Wait
  - b. GO Back N
  - c. Selective Repeat
2. IP datagram Analysis using Wireshark/ TCP dump.
  - a. Non Fragmented datagram/ Fragmented datagram
  - b. TTL, Address, FLAG field analysis
3. TCP handshaking process connection establishment process
4. Socket Programming UDP/TCP
5. Campus wide network study with VLANs
6. Study Firewall configuration and implementation
7. Study of Open Flow concept
8. Study of cloud architecture and services

## Textbooks

<b>1</b>	1 "Data Communication and Networking" ,TMH, B. Forouzan
<b>2</b>	2 "TCP/IP Protocol Suite", TMH, B. Forouzan
<b>3</b>	
<b>4</b>	

## References



1	“Internetworking with TCP/IP”, Pearson, Douglas Comer
2	William Stallings “Foundations of Modern Networking : SDN, NFV, QoE, IoT and Cloud” Pearson Education
3	
4	
<b>Useful Links</b>	
1	
2	
3	
4	

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>			3											2
<b>CO2</b>				3										
<b>CO3</b>									3				2	
<b>CO4</b>														

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO, and preferably to only one PO.

<b>Assessment</b>				
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%				
<b>Assessment</b>	<b>Based on</b>	<b>Conducted by</b>	<b>Typical Schedule</b>	<b>Marks</b>
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40
Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.				

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

Programme	B. Tech. (Electronics Engineering)
Class, Semester	Final Year B. Tech., Sem. VII
Course Code	5EN457
Course Name	Professional Elective 5 Lab -Analog CMOS IC Design Lab
Desired Requisites:	Digital Electronics, Digital CMOS IC Design

Teaching Scheme		Examination Scheme (Marks)			
Lecture	-	LA1	LA2	ESE	Total
Tutorial	-	30	30	40	100
Practical	2 Hrs/Week				
Interaction	-	Credits: 1			

## Course Objectives

1	<b>Demonstrate</b> the flow of Cadence EDA tools for designing and simulating analog CMOS circuits.
2	<b>Develop</b> an insight into CMOS analog circuits and design single stage CS, CG, CD, differential amplifiers and 2-stsge Operational amplifier for given specifications.
3	<b>Explain</b> how to characterize the transistors for the voltage conditions seen by the circuit with goal of optimizing dimensions for given ID or trans-conductance.
4	<b>Prepare</b> the students for good documentation discipline.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

CO1	<b>Analyze</b> MOS transistors for targeted value of $g_m$ or drain current for designing the physical dimensions and the required gate bias using Cadence EDA tools.	Analyze
CO2	<b>Demonstrate</b> the complete flow of Cadence tools from schematic to symbol generation to simulation for CS, CG, CD and differential amplifiers	Understand
CO3	<b>Build</b> and <b>simulate</b> the single stage amplifier circuits (CS, Source Follower, Cascode stage, differential pair etc.) using MOSFETs schematic design entry for various loads and relate the gain values with theoretical expressions.	Apply
CO4	<b>Design</b> differential pair circuits with active current mirror load for given gain and UGB.	Create
CO5	<b>Design, build</b> and <b>simulate</b> 2-stage operational amplifier for given pole frequencies and UGB with and without pole splitting and pole-zero compensation.	Create

## List of Experiments / Lab Activities

### List of Experiments:

1. Characterize nMOS transistors from schematic using Cadence tools.
2. Design, build and simulate single stage Common Source amplifier using resistive load and nMOS diode connected load (Gain and Frequency response). Compare the performance with pMOS diode connected load.
3. Design, build and simulate Common Source amplifiers with current source load. Compare the performance with already studied loads.
4. Design, build and simulate Common Source stage with source degeneration. (gain and frequency response) Compare the performance with and without source degeneration.
5. Design, build and simulate Source follower /Common Gate stage. Crosscheck the results of output impedance, gain, power dissipation against theoretical expectations.
6. Design, build and simulate cascode stage with different loads for the specified voltage gain and maximum power dissipation.
7. Design, build and simulate differential pair with specified tail current source and maximum full swing differential gain using, a)resistive load and b) pMOS current source load and compare the gain values. Cross-confirm the results against theoretical expectations.

8. Demonstrate the design of differential pair with active tail current source (replace the tail current source in Expt. 8 by a nMOS current source biased in saturation). Simulate for evaluating differential gain, common mode gain and CMRR.
9. Design, build and simulate differential amplifier (single ended output) with active current mirror load for the given specifications. Evaluate for CMRR, DC gain etc.
10. Demonstrate design of 2-stage operational amplifier for given UGB.

#### Text Books

1	Behzad Razavi, “ <i>Design of Analog CMOS Integrated Circuits</i> ”, Second Edition, Tata McGraw-Hill Publishing Company Limited, New Delhi, 2017.
2	
3	
4	

#### References

1	R. Jacob Baker, “ <i>CMOS: Circuit Design, Layout and Simulation</i> ”, Wiley-Inter- science, 2008.
2	Allen, P.E. and Holberg, D.R., “ <i>CMOS Analog Circuit Design</i> ”, Second Edition, Oxford University Press, 2002.
3	
4	

#### Useful Links

1	<a href="http://www.vlsi-expert.com">www.vlsi-expert.com</a>
2	<a href="http://www.testbench.in">www.testbench.in</a>
3	<a href="http://www.asic-world.com">www.asic-world.com</a>
4	<a href="https://nptel.ac.in/courses/117/101/117101105/">https://nptel.ac.in/courses/117/101/117101105/</a>

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
<b>CO1</b>	1			2	3									3		
<b>CO2</b>				2	3									3		
<b>CO3</b>			2	2	3									3		
<b>CO4</b>				3	3									3		
<b>CO5</b>				3	3									3		

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

#### Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 6 Marks Submission at the end of Week 6	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 7 to Week 12 Marks Submission at the end of Week 12	30
Lab ESE	Lab activities, attendance, journal	Lab Course Faculty	During Week 15 to Week 18 Marks Submission at the end of Week 18	40

Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

**AY 2023-24**

## Course Information

<b>Programme</b>	B. Tech.
<b>Class, Semester</b>	Final Year B. Tech., Semester VII
<b>Course Code</b>	5OE457
<b>Course Name</b>	Open Elective 5 – Medical Image Processing
<b>Desired Requisites:</b>	-

Teaching Scheme		Examination Scheme (Marks)			
<b>Lecture</b>	3Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	20	60	100
<b>Practical</b>	-				
<b>Interaction</b>	-	<b>Credits: 3</b>			

## Course Objectives

<b>1</b>	To learn facts about medical imaging sources and study various formats.
<b>2</b>	To study various segmentation and filtering technique of medical image.
<b>3</b>	To learn spatial transformation of medical image

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Demonstrate various image sources, there representation and various formats of image.
<b>CO2</b>	Apply segmentation, filtering and transformation on medical image.
<b>CO3</b>	Analyse various facts of image registration and CT reconstructed image.
<b>CO4</b>	

Module	Module Contents	
I	<b>Basics of Medical Image Sources:</b> Radiology, the electromagnetic spectrum, basic x-ray physics, attenuation and imaging, computed tomography, magnetic resonance tomography, ultrasound, nuclear medicine and molecular imaging, other imaging techniques, radiation protection and dosimetry	6
II	<b>Image Representation:</b> Pixels and voxels, gray scale and color representation, image file formats, DICOM, other formats, image quality, and the signal-to-noise ratio, the intensity transform function and the, dynamic range, windowing, histograms and histogram operations, dithering and depth	6
III	<b>Segmentation:</b> The segmentation problem, roi definition and centroids, thresholding, region growing, more sophisticated segmentation methods, morphological operations	6
IV	<b>Filtering and Transformations:</b> The filtering operation, the fourier transform, other transforms, discretization – resolution and artifacts, interpolation and volume regularization, translation and rotation, reformatting, tracking and image-guided therapy	6
V	<b>Rendering and Surface Models:</b> Visualization, orthogonal and perspective projection, and the viewpoint, ray casting, surface–based rendering <b>Registration:</b> Fusing information, registration paradigms, merit functions, optimization strategies, some general comments, camera calibration, registration to physical space	6
VI	<b>CT Reconstruction:</b> Introduction, radon transform, algebraic reconstruction, some remarks on fourier transform and Filtering, filtered backprojection	6

<b>Text Books</b>	
1	Wolfgang Birkfellner, Michael Figl, and Johann Hummel, “Applied Medical Image Processing: A Basic Course”, CRC Press, Taylor & Francis, 2014.
2	G R Sinha, Bhagwati Charan Patel, “Medical Image Processing”, PHI Learning Pvt Ltd. 2014.
3	
<b>References</b>	
1	Geoff Dougherty, “Medical Image Processing”, Springer Science and Business Media, 2011
2	Geoff Dougherty, “Digital Image Processing for Medical Applications”, Cambridge University Press, 2009.
3	
<b>Useful Links</b>	
1	<a href="https://www.coursera.org/">https://www.coursera.org/</a>
2	
3	
4	

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>			2											
<b>CO3</b>						2								2
<b>CO4</b>														

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

<b>Assessment</b>
<p>The assessment is based on MSE, ISE and ESE. MSE shall be typically on modules 1 to 3. ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO. ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6. For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)</p>

## Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

**AY 2023-24**

### Course Information

<b>Programme</b>	B.Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech. Sem VIII
<b>Course Code</b>	5EN422
<b>Course Name</b>	Internet of Things
<b>Desired Requisites:</b>	Sensors and Instrumentation, Embedded System

Teaching Scheme		Examination Scheme (Marks)			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	20	50	100
<b>Practical</b>	-				
<b>Interaction</b>	-	<b>Credits: 3</b>			

### Course Objectives

<b>1</b>	To provide understanding of the Internet of Things concepts.
<b>2</b>	To demonstrate various IoT communication protocols.
<b>3</b>	To understand applications of Internet of Things and its usefulness for society.
<b>4</b>	

### Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Explain IoT building blocks	Understand
<b>CO2</b>	Compare various IoT connectivity and communication technologies	Analyze
<b>CO3</b>	Design applications for solution building in IoT domain	Apply

Module	Module Contents	Hours
I	<b>IoT Fundamentals and Overview</b> : Definition and Characteristics of IoT, Physical Design of IoT, IoT enabled Technologies , IoT Applications : Smart cities, Smart Homes, Smart Agriculture, Smart Energy, Smart vehicles	6
II	<b>IoT Physical Devices and Endpoints:</b> Mobile Ad hoc Network, Stationary and Mobile Wireless Sensor Networks, Hardware and software architecture of sensor node ,type of sinks, gateway, Operating system for WSN	8
III	<b>MAC and network layer for sensor network:</b> IEEE standard Protocols for sensor network communication, low duty cycle protocols and wake up concepts for energy conservation	8
IV	<b>IoT Communication Technologies:</b> M2M protocols for IoT- 6LowPAN, RFID, Wireless HART, MQTT, CoAP, XMPP, AMQP	6
V	<b>Cloud and SDN:</b> cloud computing and virtualization concepts, Cloud Architecture , Cloud computing, benefits , challenges, risksCloud services , introduction to software defined network	6

VI	<b>IoT Security and Authentication:</b> Implementing basic security measures for IoT devices (e.g., encryption, authentication), IoT Data Analytics :basic data analytics on IoT sensor data.	5
<b>Text Books</b>		
1	“Introduction to Industrial Internet of Things and Industry 4.0” <a href="#">Sudip Misra</a> , <a href="#">Chandana Roy</a> , <a href="#">Anandarup Mukherjee</a> 2021	
2		
3		
<b>References</b>		
1	D.E. Comer “Internetworking with TCP/IP”, Vol. I (4th Edition), II, III (PHI)	
2	Olivier Hersent, David Boswarthick “Internet of Things Applications and Protocols ”, Wiely publication 2nd Ed.	
3	William Stallings “Foundations of Modern Networking : SDN, NFV, QoE, IoT and Cloud” Pearson Education	
<b>Useful Links</b>		
1	<a href="https://onlinecourses.nptel.ac.in/noc21_cs17/preview">https://onlinecourses.nptel.ac.in/noc21_cs17/preview</a>	
2		

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>			3						3				2	
<b>CO2</b>			3											2
<b>CO3</b>	2													3
<b>CO4</b>														

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

<b>Assessment</b>
<p>The assessment is based on MSE, ISE and ESE.</p> <p>MSE shall be typically on modules 1 to 3.</p> <p>ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be quiz, seminar, assignments or any interactive activity etc. and is expected to map at least one higher order PO.</p> <p>ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.</p> <p>For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)</p>

# Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2023-24

## Course Information

<b>Programme</b>	B. Tech. (Electronics Engineering)
<b>Class, Semester</b>	Final Year B. Tech. Sem. VIII
<b>Course Code</b>	5EN492
<b>Course Name</b>	Project-II
<b>Desired Requisites:</b>	Project-I

Teaching Scheme		Examination Scheme (Marks)			
<b>Lecture</b>	-	<b>LA1</b>	<b>LA2</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	30	40	100
<b>Practical</b>	12 Hrs/Week				
<b>Interaction</b>	-	<b>Credits: 6</b>			

## Course Objectives

<b>1</b>	Review and finalization of the approach to solve the problem relating to the assigned topic.
<b>2</b>	Finalizing objectives and expected outcomes of the project. Writing the technical specifications and product specifications of completed/ final project.
<b>3</b>	Detailed Analysis/Modelling/Simulation/Design/Problem Solving/Design of Experiments as required for the project-work.
<b>4</b>	Prepare a paper on project work for conference/ journal publication with suggested modifications and future of the project work.

## Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

<b>CO1</b>	Choose/ Experiment with the method/ methodology finalized/ designed to solve the problem undertaken as project.	Apply
<b>CO2</b>	Model/ Simulate/ Design/ Design the experiments to verify the expected results/ specifications of project.	Analyze Evaluate
<b>CO3</b>	Develop the final product/process, testing, results, conclusions and future direction.	Create
<b>CO4</b>	Write and publish a paper for Conference Presentation/Publication in Journals, if possible. Prepare a Project Report in the standard format for being evaluated by the department committee.	Apply
<b>CO5</b>	Prepare an action plan for conducting the investigation, sharing of activities during completion of project work, including team work.	Apply

## List of Experiments / Lab Activities

It is expected that in-depth study of the topic assigned in the light of the report prepared under Project-I shall be continued as Project-II. The objective of Project-II is to enable the student to extend further the investigative study taken up under Project-I, either fully theoretical/practical or involving both theoretical and practical work, under the guidance of a Supervisor from the Department alone or jointly with a Supervisor from the Industry. It is expected to provide a good training for the student(s) in R&D work and technical leadership.

Assessment: The final product shall be a result of Project-I and Project-II and should be demonstrated at the time of examination. A demonstration and oral examination on the Project-II shall be conducted at the end of the semester.

## Text Books

<b>1</b>	Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to topic selected for the project-work.
<b>2</b>	
<b>3</b>	
<b>4</b>	

## References



1	Journal/ Conference papers/ Magazine Articles/ Handbooks with reference to topic selected for the project-work.
2	
3	
4	
<b>Useful Links</b>	
1	<a href="https://ieeexplore.ieee.org">https://ieeexplore.ieee.org</a>
2	<a href="https://www.sciencedirect.com">https://www.sciencedirect.com</a>
3	<a href="https://www.elsevier.com">https://www.elsevier.com</a>
4	

<b>CO-PO Mapping</b>														
	<b>Programme Outcomes (PO)</b>												<b>PSO</b>	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3	3		3	3	3	2					2	3	3
<b>CO2</b>		2	3	3	3							2	3	3
<b>CO3</b>			3		2	2	2	2			2	2	3	3
<b>CO4</b>								3	3	3	3	2	2	2
<b>CO5</b>									3		3			

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High  
Each CO of the course must map to at least one PO.

<b>Assessment</b>				
There are three components of lab assessment, LA1, LA2 and Lab ESE. IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.				
<b>Assessment</b>	<b>Based on</b>	<b>Conducted by</b>	<b>Typical Schedule</b>	<b>Marks</b>
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 6 Marks Submission at the end of Week 6	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 7 to Week 12 Marks Submission at the end of Week 12	30
Lab ESE	Lab activities, attendance, journal	Lab Course Faculty	During Week 15 to Week 18 Marks Submission at the end of Week 18	40
Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.				

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>		B.Tech. (Electronics Engineering)			
<b>Class, Semester</b>		Final Year B. Tech., Sem. VIII			
<b>Course Code</b>		5EN431			
<b>Course Name</b>		Professional Elective 6 - System on Chip			
<b>Desired Requisites:</b>		Embedded System Design, FPGA Based System Design			
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	20	50	100
<b>Credits: 3</b>					
<b>Course Objectives</b>					
<b>1</b>	To understand the concepts of System on Chip Design methodology for Logic and Analog Cores.				
<b>2</b>	To differentiate embedded system design and system on chip architectures.				
<b>3</b>	To motivate students to learn implementation of SOC using MicroBlaze.				
<b>4</b>	To teach students to develop IP based system design				
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	<b>Understand</b> about SOC design methodology				Understand
<b>CO2</b>	<b>discuss</b> the functional and non-functional performance of the system early in the design process to support design decisions				Understand
<b>CO3</b>	<b>Apply</b> concepts of System on Chip Design methodology for Logic and Analog Cores				Apply
<b>CO4</b>	<b>Analyze</b> hardware/software trade-offs, algorithms, and architectures to optimize the system based on requirements and implementation constraints.				Analyze
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Introduction to the System Approach</b> Concept of system, importance of system architectures, introduction to SIMD, SSID, MIMD and MISD architectures, concept of pipelining and parallelism. Designing microprocessor /Microcontroller based system and embedded system				5
II	<b>Introduction to SOC</b> Components of SOC, Design flow of SOC, Hardware/Software nature of SOC, Design Trade-offs, SOC Applications, Differences between Embedded systems and SOCs. System design issues in SOCs.				7
III	<b>Interconnection</b> On-chip Buses: basic architecture, topologies, arbitration and protocols, Introduction to AMBA bus, IBM's core connect bus, concept of PLB-processor local bus and on chip peripheral bus (OPB), implementing arbiters in design.				7
IV	<b>Processors</b> Concept of Soft embedded processors, Hard vs. Soft embedded processors, Study of Microblaze RISC processor, Programming steps in MicroBlaze Processor.				7
V	<b>IP based system design</b> Introduction to IP Based design, Types of IP, IP across design hierarchy, IP life cycle, Creating and using IP, Technical concerns on IP reuse, IP integration, IP evaluation on FPGA prototypes.				7
VI	<b>Application Studies/ Case Studies</b> SOC system design example with Peripherals like USB, UART, Ethernet Etc. using latest FPGA. (Xilinx/ Altera tools) Eclipse IDE development tool for a full SOC system design with embedded C/C++ applications (Xilinx / Altera tools)				7

### Textbooks

1	René Beuchat, Florian Depraz, Andrea Guerrieri, Sahand Kashani, “Fundamentals of System-on-Chip Design on Arm Cortex-M Microcontrollers”, ARM Education Media.
2	Michael J. Flynn and Wayne Luk, “Computer System Design System-on-Chip”, Wiley India Pvt. Ltd.
3	Steve Furber, “ARM System on Chip Architecture “, 2nd Edition, 2000, Addison Wesley Professional.
4	“A Hands-On Guide to Effective Embedded System Design”, XILINX

### References

1	Ricardo Reis, “Design of System on a Chip: Devices and Components”, 1st Edition, 2004, Springer
2	Jason Andrews, “Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology)”, Newnes, BK and CDROM.
3	Prakash Rashinkar, Peter Paterson and Leena Singh L, “System on Chip Verification – Methodologies and Techniques”, 2001, Kluwer Academic Publishers.
4	“Embedded Processor Hardware Design” UG940 (v 2013.2) February 7, 2014

### Useful Links

1	<a href="https://www.arm.com/resources/education">https://www.arm.com/resources/education</a>
2	<a href="https://www.xilinx.com/">https://www.xilinx.com/</a>
3	<a href="https://swayam.gov.in/nc_details/NPTEL">https://swayam.gov.in/nc_details/NPTEL</a>
4	<a href="https://www.coursera.org/">https://www.coursera.org/</a>

### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	2													
<b>CO2</b>	2													
<b>CO3</b>		2			2									2
<b>CO4</b>			2										2	

1: Low, 2: Medium, 3: High

### Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be quiz, seminar, assignments or any interactive activity etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>		B.Tech. (Electronics Engineering)			
<b>Class, Semester</b>		Final Year B. Tech., Sem. VIII			
<b>Course Code</b>		5EN437			
<b>Course Name</b>		Professional Elective 6 - Advanced Embedded Programming			
<b>Desired Requisites:</b>		Embedded System Design, Python programming			
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	20	50	100
<b>Credits: 3</b>					
<b>Course Objectives</b>					
<b>1</b>	To understand the recent advancements in Embedded System Design .				
<b>2</b>	To motivate students to learn implementation of Linux based Embedded System Design.				
<b>3</b>	To motivate students to learn implementation of solutions for Autonomous Vehicles using Intelligent Embedded System.				
<b>4</b>	To teach students to develop AI based Embedded System Design.				
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	<b>understand</b> the need of python programming language in Embedded System Design.				Understand
<b>CO2</b>	<b>write</b> code / scripts to configure and use Embedded Web Server using Embedded Linux.				Apply
<b>CO3</b>	<b>design</b> AI based applications for Automotive using Embedded System Design.				Apply
<b>CO4</b>	<b>analyze</b> different object detection Embedded Automotive algorithms required by autonomous vehicles for decision making.				Analyze
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Python for Embedded System Design</b> Benefits of Using Python, Memory Management in Embedded Systems, Disadvantages of Using Python, Hardware Options for Running Embedded Python, Software Options for Writing Embedded Python, Micro Python and Circuit Python, Setting Up Environment and Running Code.				6
II	<b>Embedded Web Server</b> Fundamentals of Web technology, Web server, Web Client, Server and client side scripting, Front End Design using HTML, CSS and Responsive web design, Configuration of web server on Embedded System Design, Handling hardware through python, Fundamentals of database.				7
III	<b>Embedded Web Server with Flask and Raspberry Pi</b> Installing FLASK and Setting RPi Web Server, Design and Implementation of web based application using Python and Raspberry Pi like controlling GPIO pins, reading status of GPIO, Integrating Sensors and Actuators in Web based Embedded System.				7
IV	<b>Intelligent Embedded Systems for Automotive</b> Applications of Embedded Systems in Automotive, Challenges and Limitations of Embedded Systems in Automotive, intelligent embedded software, AI in Embedded Systems.				7
V	<b>Object Detection for Electric / Autonomous Vehicles</b> Case study Advanced Driver Assistance Systems (ADAS) driven by AI, study of object detection, object categorization and decision making for vehicles using different algorithms and Embedded C / Embedded Linux platform.				7

VI	<b>Protocols for Embedded Automotive</b> Controller area network (CAN) protocol, Need of CAN in Automobiles, CAN Protocol Stack and its Layered Architecture, programming Example for CAN, overview of LoRa Technology in Vehicle Communication.	6
----	---	---

#### Textbooks

1	“Programming Microcontrollers with Python” first edition, Apress, 2021.
2	Cem Unsalan; Duygun E. Barkana; H. Deniz Gurhan, “Embedded Digital Control with Microcontrollers: Implementation with C and Python”, Wiley-IEEE Press, 2021.
3	Ovidiu Vermesan, Mario Diaz Nava, Björn Debaillie, “Embedded Artificial Intelligence Devices, Embedded Systems, and Industrial Applications”, River Publishers, 2023.
4	“Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux”, Wiley, 2016

#### References

1	<a href="https://www.w3schools.com/nodejs/nodejs_raspberrypi.asp">https://www.w3schools.com/nodejs/nodejs_raspberrypi.asp</a>
2	Raj Ponnaluri and Priyanka Alluri, “Connected and Automated Vehicles”, 2021
3	“Building Embedded Linux Systems”,
4	Sumit Ranjan, Dr. S. Senthamilarasu, “Applied Deep Learning and Computer Vision for Self-Driving Cars”, Packt Publishing, 14 August 2020.

#### Useful Links

1	<a href="https://www.edx.org/">https://www.edx.org/</a>
2	<a href="https://www.udacity.com/">https://www.udacity.com/</a>
3	<a href="https://www.coursera.org/">https://www.coursera.org/</a>
4	<a href="https://www.kernel.org/">https://www.kernel.org/</a>

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	2													
<b>CO2</b>		2												
<b>CO3</b>			2		2									
<b>CO4</b>				2										2

1: Low, 2: Medium, 3: High

#### Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher’s assessment. Mode of assessment can be quiz, seminar, assignments or any interactive activity etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>	B.Tech. (Electronics Engineering)				
<b>Class, Semester</b>	Final Year B. Tech., Sem VIII				
<b>Course Code</b>	5EN433				
<b>Course Name</b>	Professional Elective 7-Radar and Navigation				
<b>Desired Requisites:</b>	Communication Engineering				
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	0 Hrs/week	30	20	50	100
<b>Credits: 3</b>					
<b>Course Objectives</b>					
<b>1</b>	To learn Radar fundamentals and analysis of the radar signals.				
<b>2</b>	To understand various technologies involved in the design of radar transmitters and receivers.				
<b>3</b>	To learn various radars like MTI, Doppler and tracking radars and their comparison.				
<b>4</b>					
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	Demonstrate an understanding of the factors affecting the radar performance using Radar Range Equation				Understand
<b>CO2</b>	Analyze the principle of FM-CW radar				Analyze
<b>CO3</b>	Identify the different types of Radar Displays and their application in real time scenario				Apply
<b>CO4</b>	Demonstrate the importance of Matched Filter Receivers in Radars				Understand
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Basics of Radar:</b> Introduction, Maximum Unambiguous Range, Simple form of Radar Equation, Radar Block Diagram and Operation, Radar Frequencies and Applications. Prediction of Range Performance, Minimum Detectable Signal, Receiver Noise, Modified Radar Range Equation, Illustrative Problems. <b>Radar Equation :</b> SNR, Envelope Detector — False Alarm Time and Probability, Integration of Radar Pulses, Radar Cross Section of Targets (simple targets – sphere, cone-sphere), Transmitter Power, PRF and Range Ambiguities, System Losses (qualitative treatment), Illustrative Problems.				7
II	<b>CW and Frequency Modulated Radar:</b> Doppler Effect, CW Radar — Block Diagram, Isolation between Transmitter and Receiver, Non-zero IF Receiver, Receiver Bandwidth Requirements, Applications of CW radar. Illustrative Problems <b>FM-CW Radar:</b> Range and Doppler Measurement, Block Diagram and Characteristics, FM-CW altimeter, Multiple Frequency CW Radar				7
III	<b>MTI and Pulse Doppler Radar:</b> Introduction, Principle, MTI Radar with – Power Amplifier Transmitter and Power Oscillator Transmitter, Delay Line Cancelers — Filter Characteristics, Blind Speeds, Double Cancellation, Staggered PRFs. Range Gated Doppler Filters. MTI Radar Parameters, Limitations to MTI Performance, MTI versus Pulse Doppler Radar.				6
IV	<b>Tracking Radar:</b> Tracking with Radar, Sequential Lobing, Conical Scan, Monopulse Tracking Radar — Amplitude Comparison Monopulse (one- and two- coordinates), Phase Comparison Monopulse, Tracking in Range. Acquisition and Scanning Patterns. Comparison of Trackers.				6

V	<b>Detection of Radar Signals in Noise</b> : Introduction, Matched Filter Receiver – Response Characteristics and Derivation, Correlation Function and Cross-correlation Receiver, Efficiency of Non-matched Filters, Matched Fitter with Nonwhite Noise. <b>Radar Receivers</b> – Noise Figure and Noise Temperature. Displays — types. Duplexers — Branch type and Balanced type. Circulators as Duplexers. Introduction to Phased Array Antennas – Basic Concepts, Radiation Pattern, Beam Steering and Beam Width changes, Applications. Advantages and Limitations.	6
VI	<b>Radar Clutter and Basic Navigational Radar System 9</b> Introduction to Radar Clutter - Types, Surface clutter radar equation, Fundamentals of Navigation aids: Types of Navigation aids, ILS, DME, VOR, TACAN, MLS, LORAN, DECCA, OMEGA,	7

#### Textbooks

1	Skolnik, Merrill Ivan. Introduction to Radar Systems , TMH Special Indian Edition, 2nd Ed.. 2007. ISBN: 9780072881387
2	Raju, G. S. N.. Radar engineering. India, I.K. International Publishing House Pvt. Limited, 2008., ISBN: 9788190694216
3	
4	

#### References

1	Mark A. Rkhards, James A. Scheer, William A. HoIm. Yesdee , Principles of Modem Radar: Basic Principles –, Scitech Publication, 2013, ISBN: 9781613532010
2	Radar Principles. India, Wiley India Pvt. Limited, 2007., ISBN: 9788126515271
3	

#### Useful Links

1	<a href="https://archive.nptel.ac.in/courses/108/105/108105154/">https://archive.nptel.ac.in/courses/108/105/108105154/</a>
2	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>				3										
<b>CO3</b>				3										
<b>CO4</b>	3													

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.  
MSE shall be typically on modules 1 to 3.  
ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.  
ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.  
For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>	B.Tech. (Electronics Engineering)				
<b>Class, Semester</b>	Final Year B. Tech., Sem VIII				
<b>Course Code</b>	5EN434				
<b>Course Name</b>	Professional Elective 7-Data Analytics				
<b>Desired Requisites:</b>	Probability and Statistics				
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	-	30	20	50	100
<b>Credits: 3</b>					
<b>Course Objectives</b>					
<b>1</b>	Develop in depth understanding of the key technologies in data science and business analytics:				
<b>2</b>	Use quantitative modeling and data analysis techniques to the solution of real world business problems, communicate findings, and effectively present results using data visualization techniques				
<b>3</b>					
<b>4</b>					
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	Describe various concepts of data analytics pipeline				Understand
<b>CO2</b>	Apply classification, regression, mining techniques on streaming data				Apply
<b>CO3</b>	Compare different clustering and frequent pattern mining algorithms				Analyze
<b>CO4</b>	Describe the concept of R programming and implement analytics on Big data using R				Evaluate
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Introduction to Data Analytics:</b> Sources and nature of data, classification of data (structured, semi-structured, unstructured), characteristics of data, introduction to Big Data platform, need of data analytics, evolution of analytic scalability, analytic process and tools, analysis vs reporting, modern data analytic tools, applications of data analytics. <b>Data Analytics Lifecycle:</b> Need, key roles for successful analytic projects, various phases of data analytics lifecycle – discovery, data preparation, model planning, model building, communicating results, operationalization.				5
II	<b>Data Analysis</b> Regression modeling, multivariate analysis, Bayesian modeling, inference and Bayesian networks, support vector and kernel methods, analysis of time series: linear systems analysis & nonlinear dynamics, rule induction, neural networks: learning and generalisation, competitive learning, principal component analysis and neural networks, fuzzy logic: extracting fuzzy models from data, fuzzy decision trees, stochastic search methods.				8
III	<b>Mining Data Streams</b> Introduction to streams concepts, stream data model and architecture, stream computing, sampling data in a stream, filtering streams, counting distinct elements in a stream, estimating moments, counting oneness in a window, decaying window, Real-time Analytics Platform ( RTAP) applications, Case studies – real time sentiment analysis, stock market predictions				8



IV	<b>Frequent Item sets and Clustering</b> Mining frequent itemsets, market based modelling, Apriori algorithm, handling large data sets in main memory, limited pass algorithm, counting frequent itemsets in a stream, clustering techniques: hierarchical, K-means, clustering high dimensional data, CLIQUE and ProCLUS, frequent pattern based clustering methods, clustering in non-euclidean space, clustering for streams and parallelism.	7
V	<b>Frame Works and Visualization</b> MapReduce, Hadoop, Pig, Hive, HBase, MapR, Sharding, NoSQL Databases, S3, Hadoop Distributed File Systems, Visualization: visual data analysis techniques, interaction techniques, systems and applications	7
VI	<b>Introduction to R</b> R graphical user interfaces, data import and export, attribute and data types, descriptive statistics, exploratory data analysis, visualization before analysis, analytics for unstructured data	5

#### Textbooks

1	Recharad Dosey, "Data Analytics: Become A Master In Data Analytics Paperback"
2	Mark Gardner, "Beginning R: The Statistical Programming Language", Wrox Publication
3	
4	

#### References

1	David Dietrich, Barry Heller, Beibei Yang, "Data Science and Big Data Analytics", EMC Education Series, John Wiley
2	Michael Berthold, David J. Hand, Intelligent Data Analysis, Springer
3	Anand Rajaraman and Jeffrey David Ullman, Mining of Massive Datasets, Cambridge University Press
4	

#### Useful Links

1	
2	
3	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>			3											
<b>CO3</b>		3												
<b>CO4</b>					3								2	

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.  
MSE shall be typically on modules 1 to 3.  
ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.  
ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.  
For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

Walchand College of Engineering, Sangli (Government Aided Autonomous Institute)					
AY 2023-24					
Course Information					
<b>Programme</b>		B.Tech. (Electronics Engineering)			
<b>Class, Semester</b>		Final Year B. Tech., Sem VIII			
<b>Course Code</b>		5EN432			
<b>Course Name</b>		Professional Elective 8 -Digital System Engineering			
<b>Desired Requisites:</b>		Digital Design			
Teaching Scheme		Examination Scheme (Marks)			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	- Hrs/week	30	20	50	100
<b>Credits: 3</b>					
Course Objectives					
<b>1</b>	To understand the fundamental issues such as power, noise, signaling and timing associated with high speed digital systems.				
<b>2</b>	To analyze the effect of parasitic of wires/interconnects in restricting the high speed performance of digital circuits and design the approaches to tackle this associate problem by using their engineering models				
<b>3</b>	To comprehend the different sources of interference (noise) in digital systems and apply engineering/statistical models of these to compute and compare bit error rates				
<b>4</b>	Understand the significance of signaling & timing issues and apply the knowledge of encoding a signal for error-free transfer of information (bits) from one location to another				
Course Outcomes (CO) with Bloom's Taxonomy Level					
At the end of the course, the students will be able to,					
<b>CO1</b>	Understand Interconnects as design objects, Noise in digital systems and its impact to system operation				Understand
<b>CO2</b>	Analyze Timing and synchronization for functional operations and signalling				Analyze
<b>CO3</b>	Distinguish Power distribution schemes for low noise				Apply
<b>CO4</b>	Explain Signal and signalling conventions for on-chip and off-chip communication				Understand
Module	Module Contents				Hours
I	<b>Wires:</b> Geometry and Electrical properties, Electrical models of wires (Ideal wire, Transmission line), Simple transmission lines (RC, lossless LC, lossy LRC transmission lines, Dielectric absorption), Special transmission lines (Multi drop buses, Balanced Transmission lines, Common and differential mode impedance, Isolated lines)				7
II	<b>Noise in Digital System:</b> Noise sources in a digital system, Power Supply Noise, Cross-talk, Inter-symbol Interference, Noise due to other sources (Alpha particles, Electro-magnetic Interference, Process variation, Thermal Noise, Shot Noise, Flicker or 1/f Noise), Managing noise.				7

III	<b>Signaling Conventions:</b> CMOS and Low swing current mode signaling system, Considerations in transmission system design, Signaling modes for transmission lines, Transmitter signaling methods, Receiver signal detection, Source termination, Under-terminated Drivers, Differential Signaling, Signaling over capacitive transmission medium, Signal encoding	7
IV	<b>Timing Convention:</b> Conventional Synchronous system and closed loop pipelined system, considerations in timing design, Timing fundamentals, Timing properties of combinational logic and clock storage elements, Eye diagram, Encoding Timing (Signals and Events), Open loop synchronous timing, Closed loop timing, Phase locked loops, Clock Distribution	6
V	<b>Synchronization:</b> Synchronization Fundamentals, Applications of synchronization (Arbitration of asynchronous signals, Sampling asynchronous signals, Crossing clock domains), Synchronization failure and meta-stability, Synchronizer Design (Mesochronous, Plesiochronous, Periodic Asynchronous)	6
VI	<b>Power Distribution:</b> The power supply network (Local loads, Signal loads), Local Regulation, Logic loads and on-chip power supply distribution (Logic current profile, IR drops, Area Bonding, On-chip by-pass capacitor), Power supply isolation (Supply-supply isolation, Signal-supply isolation), Bypass capacitors, Power Distribution system	6

#### Textbooks

1	<i>Digital System Engineering</i> , William Dally and John Poulton, Cambridge University Press, Reprint 2007
2	

#### References

1	<i>High Speed Digital Design, A Handbook of Black Magic</i> , Howard W. Johnson, Martin Graham, Prentice Hall PTR, Englewood Cliffs, NJ 0763.
2	<i>High Speed Digital System Design: Interconnect Theory and Design Practices</i> ” Stephen H. Hall, Garrett W. Hall, James A. McCall, Wiley-IEEE Press (ISBN: 978-0-471-36090-2

#### Useful Links

1	<a href="http://cva.stanford.edu/books/dig_sys_engr/">http://cva.stanford.edu/books/dig_sys_engr/</a>
2	
3	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>	3													
<b>CO2</b>	3													
<b>CO3</b>				3										
<b>CO4</b>				3										

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

### Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)

<b>Walchand College of Engineering, Sangli</b> (Government Aided Autonomous Institute)					
<b>AY 2023-24</b>					
<b>Course Information</b>					
<b>Programme</b>	B.Tech. (Electronics Engineering)				
<b>Class, Semester</b>	Final Year B. Tech., Sem VIII				
<b>Course Code</b>	5EN435				
<b>Course Name</b>	Professional Elective 8-Satellite Communication				
<b>Desired Requisites:</b>	Communication Engineering				
<b>Teaching Scheme</b>		<b>Examination Scheme (Marks)</b>			
<b>Lecture</b>	3 Hrs/week	<b>MSE</b>	<b>ISE</b>	<b>ESE</b>	<b>Total</b>
<b>Tutorial</b>	0 Hrs/week	30	20	50	100
<b>Credits: 3</b>					
<b>Course Objectives</b>					
<b>1</b>	To prepare students to excel in basic knowledge of satellite communication principles				
<b>2</b>	To provide students with solid foundation in orbital mechanics and launches for the satellite communication.				
<b>3</b>	To train the students with a basic knowledge of link design of satellite with a design examples				
<b>4</b>	To provide better understanding of multiple access systems and earth station technology and prepare students with knowledge in satellite navigation and GPS & and satellite packet communications				
<b>Course Outcomes (CO) with Bloom's Taxonomy Level</b>					
At the end of the course, the students will be able to,					
<b>CO1</b>	Understand satellite orbit mechanics and subsystem components				Understand
<b>CO2</b>	Analyze the earth segment and space segment with multiple access technology				Analyze
<b>CO3</b>	Design various satellite link for various applications				Apply
<b>CO4</b>					
<b>Module</b>	<b>Module Contents</b>				<b>Hours</b>
I	<b>Communication Satellite:</b> Orbit and Description: A Brief history of satellite Communication, Satellite Frequency Bands, Satellite Systems, Applications, Orbital Period and Velocity, effects of Orbital Inclination, Azimuth and Elevation, Coverage angle and slant Range, Eclipse, Orbital Perturbations, Placement of a Satellite in a Geo-Stationary orbit				7
II	<b>Satellite Sub-Systems:</b> Attitude and Orbit Control system, TT &C subsystem, Attitude Control subsystem, Power systems, Communication subsystems, Satellite Antenna Equipment. <b>Satellite Link:</b> Basic Transmission Theory, System Noise Temperature and G/T ratio, Basic Link Analysis, Interference Analysis, Design of satellite Links for a specified C/N, (With and without frequency Re-use), Link Budget				7
III	<b>Propagation effects:</b> Introduction, Atmospheric Absorption, Cloud Attenuation, Tropospheric and Ionospheric Scintillation and Low angle fading, Rain induced attenuation, rain induced cross polarization interference				6
IV	<b>Multiple Access:</b> Frequency Division Multiple Access (FDMA) – Intermodulation Calculation of C/N, Time Division Multiple Access (TDMA) – Frame Structure, Burst Structure, Satellite Switched TDMA, On-board Processing, Demand Assignment Multiple Access (DAMA) — Types of Demand Assignment, Characteristics, CDMA Spread Spectrum Transmission and Reception				7
V	<b>Earth Station Technology:</b> Transmitters, Receivers, Antennas, Tracking Systems, Terrestrial Interface, Power Test Methods, Lower Orbit Considerations				6

VI	<b>Satellite Navigation and GPS Systems:</b> Radio and Satellite Navigation, GPS Position Location Principles, GPS Receivers, GPS C/A Code Accuracy, Differential GPS.	6
----	--	---

#### Textbooks

1	Satellite Communications Dennis Roddy, 2nd Edition, 1996, McGraw Hill.
2	Satellite Communications — Timothy Pratt, Charles Bostian, Jeremy Allnutt, 2nd Edition, 2003, John Wiley & Sons
3	
4	

#### References

1	Satellite Communications: Design Principles — M. Richcharia, 2nd Ed., BSP, 2003.
2	Fundamentals of Satellite Communications — K. N. Raja Rao, PHI, 2004.
3	
4	

#### Useful Links

1	
2	
3	
4	

#### CO-PO Mapping

	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
<b>CO1</b>				3										
<b>CO2</b>				3										
<b>CO3</b>				3										
<b>CO4</b>														

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High  
Each CO of the course must map to at least one PO.

#### Assessment

The assessment is based on MSE, ISE and ESE.  
MSE shall be typically on modules 1 to 3.  
ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.  
ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.  
For passing a theory course, Min. 40% marks in (MSE+ISE+ESE) are needed and Min. 40% marks in ESE are needed. (ESE shall be a separate head of passing)